

# ESP32-C6

## Technical Reference Manual

PRELIMINARY



Pre-release v0.2  
Espressif Systems  
Copyright © 2023

## About This Document

The **ESP32-C6** is targeted at developers working on low level software projects that use the ESP32-C6 SoC. It describes the hardware modules listed below for the ESP32-C6 SoC and other products in ESP32-C6 series. The modules detailed in this document provide an overview, list of features, hardware architecture details, any necessary programming procedures, as well as register descriptions.

## Navigation in This Document

Here are some tips on navigation through this extensive document:

- [Release Status at a Glance](#) on the very next page is a minimal list of all chapters from where you can directly jump to a specific chapter.
- Use the **Bookmarks** on the side bar to jump to any specific chapters or sections from anywhere in the document. Note this PDF document is configured to automatically display **Bookmarks** when open, which is necessary for an extensive document like this one. However, some PDF viewers or browsers ignore this setting, so if you don't see the **Bookmarks** by default, try one or more of the following methods:
  - Install a PDF Reader Extension for your browser;
  - Download this document, and view it with your local PDF viewer;
  - Set your PDF viewer to always automatically display the **Bookmarks** on the left side bar when open.
- Use the native **Navigation** function of your PDF viewer to navigate through the documents. Most PDF viewers support to go **Up**, **Down**, **Previous**, **Next**, **Back**, **Forward** and **Page** with buttons, menu or hot keys.
- You can also use the built-in **GoBack** button on the upper right corner on each and every page to go back to the previous place before you click a link within the document. Note this feature may only work with some Acrobat-specific PDF viewers (for example, Acrobat Reader and Adobe DC) and browsers with built-in Acrobat-specific PDF viewers or extensions (for example, Firefox).

## Release Status at a Glance

Note that this manual is still work in progress. See our release progress below:

No.	ESP32-C6 Chapters	Progress
1	High-Performance CPU	Published
2	RISC-V Trace Encoder (TRACE)	Published
3	Low-Power CPU [to be added later]	84%
4	GDMA Controller (GDMA)	Published
5	System and Memory	Published
6	eFuse Controller	Published
7	IO MUX and GPIO Matrix (GPIO, IO MUX)	Published
8	Reset and Clock	Published
9	Chip Boot Control	Published
10	Interrupt Matrix (INTMTX)	Published
11	Event Task Matrix (ETM)	Published
12	Low-Power Management [to be added later]	21%
13	System Timer (SYSTIMER)	Published
14	Timer Group (TIMG)	Published
15	Watchdog Timers (WDT)	Published
16	Permission Control (PMS)	Published
17	System Registers (HP_SYSTEM)	Published
18	Debug Assistant (ASSIST_DEBUG)	Published
19	AES Accelerator (AES)	Published
20	ECC Accelerator (ECC)	Published
21	HMAC Accelerator (HMAC)	Published
22	RSA Accelerator (RSA)	Published
23	SHA Accelerator (SHA)	Published
24	Digital Signature (DS)	Published
25	External Memory Encryption and Decryption (XTS_AES)	Published
26	Random Number Generator (RNG)	Published
27	UART Controller (UART, LP_UART, UHCI)	Published
28	SPI Controller (SPI)	Published
29	I2C Controller (I2C)	Published
30	I2S Controller (I2S)	Published
31	Pulse Count Controller (PCNT)	Published
32	USB Serial/JTAG Controller (USB_SERIAL_JTAG)	Published
33	Two-wire Automotive Interface (TWAI)	Published
34	SDIO 2.0 Slave Controller (SDIO)	Published
35	LED PWM Controller (LEDC)	Published
36	Motor Control PWM (MCPWM)	Published
37	Remote Control Peripheral (RMT)	Published
38	Parallel IO Controller (PARL_IO)	Published
39	On-Chip Sensor and Analog Signal Processing	Published

**Note:**

Check the link or the QR code to make sure that you use the latest version of this document:  
[https://www.espressif.com/documentation/esp32-c6\\_technical\\_reference\\_manual\\_en.pdf](https://www.espressif.com/documentation/esp32-c6_technical_reference_manual_en.pdf)



# Contents

<b>1</b>	<b>High-Performance CPU</b>	<b>35</b>
1.1	Overview	35
1.2	Features	35
1.3	Terminology	36
1.4	Address Map	36
1.5	Configuration and Status Registers (CSRs)	36
	1.5.1 Register Summary	36
	1.5.2 Register Description	38
1.6	Interrupt Controller	51
	1.6.1 Features	51
	1.6.2 Functional Description	51
	1.6.3 Suggested Operation	53
	1.6.3.1 Latency Aspects	53
	1.6.3.2 Configuration Procedure	54
	1.6.4 Register Summary	55
	1.6.5 Register Description	55
1.7	Core Local Interrupts (CLINT)	56
	1.7.1 Overview	56
	1.7.2 Features	56
	1.7.3 Software Interrupt	56
	1.7.4 Timer Counter and Interrupt	56
	1.7.5 Register Summary	57
	1.7.6 Register Description	57
1.8	Physical Memory Protection	61
	1.8.1 Overview	61
	1.8.2 Features	61
	1.8.3 Functional Description	61
	1.8.4 Register Summary	62
	1.8.5 Register Description	62
1.9	Physical Memory Attribute (PMA) Checker	63
	1.9.1 Overview	63
	1.9.2 Features	63
	1.9.3 Functional Description	63
	1.9.4 Register Summary	64
	1.9.5 Register Description	65
1.10	Debug	66
	1.10.1 Overview	66
	1.10.2 Features	67
	1.10.3 Functional Description	67
	1.10.4 JTAG Control	67
	1.10.5 Register Summary	68
	1.10.6 Register Description	68

1.11	Hardware Trigger	71
1.11.1	Features	71
1.11.2	Functional Description	71
1.11.3	Trigger Execution Flow	72
1.11.4	Register Summary	72
1.11.5	Register Description	73
1.12	Trace	77
1.12.1	Overview	77
1.12.2	Features	77
1.12.3	Functional Description	77
1.13	Debug Cross-Triggering	78
1.13.1	Overview	78
1.13.2	Features	78
1.13.3	Functional Description	78
1.13.4	Register Summary	79
1.13.5	Register Description	79
1.14	Dedicated IO	80
1.14.1	Overview	80
1.14.2	Features	80
1.14.3	Functional Description	80
1.14.4	Register Summary	81
1.14.5	Register Description	81
1.15	Atomic (A) Extension	83
1.15.1	Overview	83
1.15.2	Functional Description	83
1.15.2.1	Load Reserve (LR.W) Instruction	83
1.15.2.2	Store Conditional (SC.W) Instruction	83
1.15.2.3	AMO Instructions	84
<b>2</b>	<b>RISC-V Trace Encoder (TRACE)</b>	<b>85</b>
2.1	Terminology	85
2.2	Introduction	85
2.3	Features	86
2.4	Architectural Overview	87
2.5	Functional Description	88
2.5.1	Synchronization	88
2.5.2	Anchor Tag	88
2.5.3	Memory Writing Mode	88
2.5.4	Automatic Restart	88
2.6	Encoder Output Packets	89
2.6.1	Header	89
2.6.2	Index	89
2.6.3	Payload	90
2.6.3.1	Format 3 Packets	90
2.6.3.2	Format 2 Packets	91
2.6.3.3	Format 1 Packets	92

2.7	Interrupt	93
2.8	Programming Procedures	93
2.8.1	Enable Encoder	93
2.8.2	Disable Encoder	94
2.8.3	Decode Data Packets	94
2.9	Register Summary	95
2.10	Registers	96
<b>3</b>	<b>GDMA Controller (GDMA)</b>	<b>101</b>
3.1	Overview	101
3.2	Features	101
3.3	Architecture	102
3.4	Functional Description	103
3.4.1	Linked List	103
3.4.2	Peripheral-to-Memory and Memory-to-Peripheral Data Transfer	104
3.4.3	Memory-to-Memory Data Transfer	104
3.4.4	Enabling GDMA	105
3.4.5	Linked List Reading Process	105
3.4.6	EOF	106
3.4.7	Accessing Internal RAM	106
3.4.8	Arbitration	107
3.4.9	Event Task Matrix Feature	107
3.5	GDMA Interrupts	108
3.6	Programming Procedures	108
3.6.1	Programming Procedures for GDMA's Transmit Channel	108
3.6.2	Programming Procedures for GDMA's Receive Channel	109
3.6.3	Programming Procedures for Memory-to-Memory Transfer	109
3.7	Register Summary	110
3.8	Registers	114
<b>4</b>	<b>System and Memory</b>	<b>138</b>
4.1	Overview	138
4.2	Features	138
4.3	Functional Description	139
4.3.1	Address Mapping	139
4.3.2	Internal Memory	140
4.3.3	External Memory	141
4.3.3.1	External Memory Address Mapping	141
4.3.3.2	Cache	141
4.3.3.3	Cache Operations	142
4.3.4	GDMA Address Space	143
4.3.5	Modules/Peripherals Address Mapping	143
<b>5</b>	<b>eFuse Controller</b>	<b>146</b>
5.1	Overview	146
5.2	Features	146

5.3	Functional Description	146
5.3.1	Structure	146
5.3.1.1	EFUSE_WR_DIS	153
5.3.1.2	EFUSE_RD_DIS	153
5.3.1.3	Data Storage	153
5.3.2	Programming of Parameters	155
5.3.3	Reading of Parameters by Users	157
5.3.4	eFuse VDDQ Timing	158
5.3.5	Parameters Used by Hardware Modules	158
5.3.6	Interrupts	159
5.4	Register Summary	160
5.5	Registers	164
<b>6</b>	<b>IO MUX and GPIO Matrix (GPIO, IO MUX)</b>	<b>211</b>
6.1	Overview	211
6.2	Features	211
6.3	Architectural Overview	212
6.4	Peripheral Input via GPIO Matrix	213
6.4.1	Overview	213
6.4.2	Signal Synchronization	214
6.4.3	Functional Description	214
6.4.4	Simple GPIO Input	216
6.5	Peripheral Output via GPIO Matrix	216
6.5.1	Overview	216
6.5.2	Functional Description	217
6.5.3	Simple GPIO Output	218
6.5.4	Sigma Delta Modulated Output (SDM)	218
6.5.4.1	Functional Description	218
6.5.4.2	SDM Configuration	219
6.6	Direct Input and Output via IO MUX	219
6.6.1	Overview	219
6.6.2	Functional Description	219
6.7	LP IO MUX for Low Power and Analog Input/Output	219
6.7.1	Overview	219
6.7.2	Low Power Capabilities	220
6.7.3	Analog Functions	220
6.8	Pin Functions in Light-sleep	220
6.9	Pin Hold Feature	221
6.10	Power Supplies and Management of GPIO Pins	221
6.10.1	Power Supplies of GPIO Pins	221
6.10.2	Power Supply Management	221
6.11	Peripheral Signal List	221
6.12	IO MUX Functions List	228
6.13	LP IO MUX Functions List	229
6.14	ETM Event and Task	230
6.14.1	ETM Event	230



6.14.2	ETM Task	230
6.15	Register Summary	231
6.15.1	GPIO Matrix Register Summary	231
6.15.2	IO MUX Register Summary	232
6.15.3	Sub Design Register Summary	233
6.15.4	LP IO MUX Register Summary	234
6.16	Registers	235
6.16.1	GPIO Matrix Registers	235
6.16.2	IO MUX Registers	247
6.16.3	Sub Design Registers	250
6.16.4	LP IO MUX Registers	259
<b>7</b>	<b>Reset and Clock</b>	<b>269</b>
7.1	Reset	269
7.1.1	Overview	269
7.1.2	Architectural Overview	269
7.1.3	Features	269
7.1.4	Functional Description	270
7.1.5	Peripheral Reset	271
7.2	Clock	271
7.2.1	Overview	271
7.2.2	Architectural Overview	271
7.2.3	Features	272
7.2.4	Functional Description	272
7.2.4.1	System Clock	272
7.2.4.2	Peripheral Clocks	273
7.2.4.3	Wi-Fi and Bluetooth LE Clock	276
7.2.4.4	LP System Clock	276
7.3	Programming Procedures	277
7.4	Register Summary	278
7.4.1	PCR Registers	278
7.4.2	LP System Clock Registers	280
7.5	Registers	280
7.5.1	PCR Registers	280
7.5.2	LP Registers	328
<b>8</b>	<b>Chip Boot Control</b>	<b>338</b>
8.1	Overview	338
8.2	Functional Description	338
8.2.1	Default Configuration	338
8.2.2	Boot Mode Control	339
8.2.3	ROM Messages Printing Control	341
8.2.4	JTAG Signal Source Control	341
8.2.5	SDIO Sampling Input Edge and Output Driving Edge Control	342
<b>9</b>	<b>Interrupt Matrix (INTMTX)</b>	<b>343</b>

9.1	Overview	343
9.2	Features	343
9.3	Functional Description	344
9.3.1	Peripheral Interrupt Sources	344
9.3.2	CPU Interrupts	348
9.3.3	Allocate Peripheral Interrupt Source to CPU Interrupt	348
9.3.3.1	Allocate One Peripheral Interrupt Source (Source_X) to CPU	348
9.3.3.2	Allocate Multiple Peripheral Interrupt Sources (Source_X) to CPU	348
9.3.3.3	Disable CPU Peripheral Interrupt Source (Source_X)	348
9.3.4	Query Current Interrupt Status of Peripheral Interrupt Source	349
9.4	Register Summary	350
9.4.1	Interrupt Matrix Register Summary	350
9.4.2	Interrupt Priority Register Summary	352
9.5	Registers	355
9.5.1	Interrupt Matrix Registers	355
9.5.2	Interrupt Priority Registers	359
<b>10</b>	<b>Event Task Matrix (ETM)</b>	<b>363</b>
10.1	Overview	363
10.2	Features	363
10.3	Functional Description	363
10.3.1	Architecture	363
10.3.2	Events	364
10.3.3	Tasks	367
10.3.4	Timing Considerations	371
10.3.5	Channel Control	372
10.4	Register Summary	373
10.5	Registers	376
<b>11</b>	<b>System Timer (SYSTIMER)</b>	<b>380</b>
11.1	Overview	380
11.2	Features	380
11.3	Clock Source Selection	381
11.4	Functional Description	381
11.4.1	Counter	381
11.4.2	Comparator and Alarm	382
11.4.3	Event Task Matrix	383
11.4.4	Synchronization Operation	383
11.4.5	Interrupt	384
11.5	Programming Procedure	384
11.5.1	Read Current Count Value	384
11.5.2	Configure One-Time Alarm in Target Mode	384
11.5.3	Configure Periodic Alarms in Period Mode	385
11.5.4	Update After Deep-sleep and Light-sleep	385
11.6	Register Summary	386
11.7	Registers	388

<b>12 Timer Group (TIMG)</b>	404
12.1 Overview	404
12.2 Features	404
12.3 Functional Description	405
12.3.1 16-bit Prescaler and Clock Selection	405
12.3.2 54-bit Time-base Counter	405
12.3.3 Alarm Generation	406
12.3.4 Timer Reload	407
12.3.5 Event Task Matrix Function	407
12.3.6 RTC_SLOW_CLK Frequency Calculation	408
12.3.7 Interrupts	408
12.4 Configuration and Usage	409
12.4.1 Timer as a Simple Clock	409
12.4.2 Timer as One-shot Alarm	410
12.4.3 Timer as Periodic Alarm by APB	410
12.4.4 Timer as Periodic Alarm by ETM	410
12.4.5 RTC_SLOW_CLK Frequency Calculation	411
12.5 Register Summary	413
12.6 Registers	414
<b>13 Watchdog Timers (WDT)</b>	428
13.1 Overview	428
13.2 Digital Watchdog Timers	429
13.2.1 Features	429
13.2.2 Functional Description	430
13.2.2.1 Clock Source and 32-Bit Counter	430
13.2.2.2 Stages and Timeout Actions	431
13.2.2.3 Write Protection	432
13.2.2.4 Flash Boot Protection	432
13.3 Super Watchdog	432
13.3.1 Features	432
13.3.2 Super Watchdog Controller	433
13.3.2.1 Structure	433
13.3.2.2 Workflow	433
13.4 Interrupts	433
13.5 Register Summary	434
13.6 Registers	434
<b>14 Permission Control (PMS)</b>	443
14.1 Overview	443
14.2 Features	443
14.3 Functional Description	444
14.3.1 TEE Controller Functional Description	444
14.3.2 APM Controller Functional Description	444
14.4 Programming Procedure	447
14.5 Illegal access and interrupts	448

14.6	Register Summary	449
14.6.1	High Performance APM Registers (HP_APM_REG)	449
14.6.2	Low Power APM Registers (LP_APM_REG)	450
14.6.3	Low Power APM0 Registers (LP_APM0_REG)	451
14.6.4	High Performance TEE Registers	452
14.6.5	Low Power TEE Registers	452
14.7	Registers	453
14.7.1	High Performance APM Registers (HP_APM_REG)	453
14.7.2	Low Power APM Registers (LP_APM_REG)	461
14.7.3	Low Power APM0 Registers (LP_APM0_REG)	468
14.7.4	High Performance TEE Registers	472
14.7.5	Low Power TEE Registers	473
<b>15</b>	<b>System Registers (HP_SYSTEM)</b>	475
15.1	Overview	475
15.2	Features	475
15.3	Function Description	475
15.3.1	External Memory Encryption/Decryption Configuration	475
15.3.2	Anti-DPA Attack Security Control	475
15.3.3	Software ROM Table Register	476
15.3.4	HP Core/LP Core Debug Control	476
15.3.5	Bus Timeout Protection	476
15.3.5.1	CPU Peripheral Timeout Protection Register	476
15.3.5.2	HP Peripheral Timeout Protection Register	477
15.4	Register Summary	478
15.5	Registers	479
<b>16</b>	<b>Debug Assistant (ASSIST_DEBUG)</b>	485
16.1	Overview	485
16.2	Features	485
16.3	Functional Description	485
16.3.1	Region Read/Write Monitoring	485
16.3.2	SP Monitoring	485
16.3.3	PC Logging	485
16.3.4	CPU/DMA Bus Access Logging	485
16.4	Recommended Operation	486
16.4.1	Region Monitoring and SP Monitoring Configuration	486
16.4.2	PC Logging Configuration	487
16.4.3	CPU/DMA Bus Access Logging Configuration	487
16.5	Register Summary	492
16.5.1	Summary of Bus Logging Configuration Registers	492
16.5.2	Summary of Other Registers	492
16.6	Registers	495
16.6.1	Bus Logging Configuration Registers	496
16.6.2	Other Registers	502

<b>17 AES Accelerator (AES)</b>	517
17.1 Introduction	517
17.2 Features	517
17.3 AES Working Modes	517
17.4 Typical AES Working Mode	519
17.4.1 Key, Plaintext, and Ciphertext	519
17.4.2 Endianness	519
17.4.3 Operation Process	521
17.5 DMA-AES Working Mode	521
17.5.1 Key, Plaintext, and Ciphertext	522
17.5.2 Endianness	522
17.5.3 Standard Incrementing Function	523
17.5.4 Block Number	523
17.5.5 Initialization Vector	523
17.5.6 Block Operation Process	524
17.6 Memory Summary	524
17.7 Register Summary	525
17.8 Registers	526
<b>18 ECC Accelerator (ECC)</b>	531
18.1 Introduction	531
18.2 Features	531
18.3 Terminology	531
18.3.1 ECC Basics	531
18.3.1.1 Elliptic Curve and Points on the Curves	531
18.3.1.2 Affine Coordinates and Jacobian Coordinates	531
18.3.2 Definitions of ESP32-C6's ECC	532
18.3.2.1 Memory Blocks	532
18.3.2.2 Data and Data Block	532
18.3.2.3 Write Data	532
18.3.2.4 Read Data	533
18.3.2.5 Standard Calculation and Jacobian Calculation	533
18.4 Function Description	533
18.4.1 Key Size	533
18.4.2 Working Modes	533
18.4.2.1 Base Point Multiplication (Point Multi Mode)	534
18.4.2.2 Base Point Verification (Point Verif Mode)	534
18.4.2.3 Base Point Verification + Base Point Multiplication (Point Verif + Multi Mode)	534
18.4.2.4 Jacobian Point Multiplication (Jacobian Point Multi Mode)	534
18.4.2.5 Jacobian Point Verification (Jacobian Point Verif Mode)	535
18.4.2.6 Base Point Verification + Jacobian Point Multiplication (Point Verif + Jacobian Point Multi Mode)	535
18.5 Clocks and Resets	535
18.6 Interrupts	535
18.7 Programming Procedures	536
18.8 Register Summary	537

18.9	Registers	538
<b>19</b>	<b>HMAC Accelerator (HMAC)</b>	<b>542</b>
19.1	Main Features	542
19.2	Functional Description	542
19.2.1	Upstream Mode	542
19.2.2	Downstream JTAG Enable Mode	543
19.2.3	Downstream Digital Signature Mode	543
19.2.4	HMAC eFuse Configuration	543
19.2.5	HMAC Process (Detailed)	544
19.3	HMAC Algorithm Details	546
19.3.1	Padding Bits	546
19.3.2	HMAC Algorithm Structure	547
19.4	Register Summary	549
19.5	Registers	551
<b>20</b>	<b>RSA Accelerator (RSA)</b>	<b>558</b>
20.1	Introduction	558
20.2	Features	558
20.3	Functional Description	558
20.3.1	Large-number Modular Exponentiation	558
20.3.2	Large-number Modular Multiplication	560
20.3.3	Large-number Multiplication	560
20.3.4	Options for Additional Acceleration	561
20.4	Memory Summary	563
20.5	Register Summary	563
20.6	Registers	564
<b>21</b>	<b>SHA Accelerator (SHA)</b>	<b>568</b>
21.1	Introduction	568
21.2	Features	568
21.3	Working Modes	568
21.4	Function Description	569
21.4.1	Preprocessing	569
21.4.1.1	Padding the Message	569
21.4.1.2	Parsing the Message	569
21.4.1.3	Setting the Initial Hash Value	570
21.4.2	Hash Operation	570
21.4.2.1	Typical SHA Mode Process	570
21.4.2.2	DMA-SHA Mode Process	571
21.4.3	Message Digest	572
21.4.4	Interrupt	573
21.5	Register Summary	574
21.6	Registers	575
<b>22</b>	<b>Digital Signature (DS)</b>	<b>579</b>

22.1	Overview	579
22.2	Features	579
22.3	Functional Description	579
22.3.1	Overview	579
22.3.2	Private Key Operands	580
22.3.3	Software Prerequisites	580
22.3.4	DS Operation at the Hardware Level	581
22.3.5	DS Operation at the Software Level	582
22.4	Memory Summary	584
22.5	Register Summary	585
22.6	Registers	586
<b>23</b>	<b>External Memory Encryption and Decryption (XTS_AES)</b>	<b>589</b>
23.1	Overview	589
23.2	Features	589
23.3	Module Structure	589
23.4	Functional Description	590
23.4.1	XTS Algorithm	590
23.4.2	Key	590
23.4.3	Target Memory Space	591
23.4.4	Data Writing	591
23.4.5	Manual Encryption Block	592
23.4.6	Auto Decryption Block	592
23.5	Software Process	593
23.6	Anti-DPA	593
23.7	Register Summary	595
23.8	Registers	596
<b>24</b>	<b>Random Number Generator (RNG)</b>	<b>599</b>
24.1	Introduction	599
24.2	Features	599
24.3	Functional Description	599
24.4	Programming Procedure	600
24.5	Register Summary	600
24.6	Register	600
<b>25</b>	<b>UART Controller (UART, LP_UART, UHCI)</b>	<b>601</b>
25.1	Overview	601
25.2	Features	601
25.3	UART Structure	602
25.4	Functional Description	603
25.4.1	Clock and Reset	603
25.4.2	UART FIFO	603
25.4.3	Baud Rate Generation and Detection	605
25.4.3.1	Baud Rate Generation	605
25.4.3.2	Baud Rate Detection	606

25.4.4	UART Data Frame	607
25.4.5	AT_CMD Character Structure	607
25.4.6	RS485	608
25.4.6.1	Driver Control	608
25.4.6.2	Turnaround Delay	608
25.4.6.3	Bus Snooping	609
25.4.7	IrDA	609
25.4.8	Wake-up	610
25.4.9	Flow Control	610
25.4.9.1	Hardware Flow Control	611
25.4.9.2	Software Flow Control	612
25.4.10	GDMA Mode	613
25.4.11	UART Interrupts	613
25.4.12	UHCI Interrupts	614
25.5	Programming Procedures	615
25.5.1	Register Type	615
25.5.2	Detailed Steps	615
25.5.2.1	Initializing UART $n$	616
25.5.2.2	Configuring UART $n$ Communication	616
25.5.2.3	Enabling UART $n$	617
25.6	Register Summary	618
25.6.1	UART Register Summary	618
25.6.2	LP UART Register Summary	619
25.6.3	UHCI Register Summary	620
25.7	Registers	622
25.7.1	UART Registers	622
25.7.2	LP UART Registers	644
25.7.3	UHCI Registers	664
<b>26</b>	<b>SPI Controller (SPI)</b>	<b>687</b>
26.1	Overview	687
26.2	Glossary	687
26.3	Features	688
26.4	Architectural Overview	689
26.5	Functional Description	689
26.5.1	Data Modes	689
26.5.2	Introduction to FSPI Bus Signals	690
26.5.3	Bit Read/Write Order Control	692
26.5.4	Transfer Types	694
26.5.5	CPU-Controlled Data Transfer	694
26.5.5.1	CPU-Controlled Master Transfer	694
26.5.5.2	CPU-Controlled Slave Transfer	696
26.5.6	DMA-Controlled Data Transfer	697
26.5.6.1	GDMA Configuration	697
26.5.6.2	GDMA TX/RX Buffer Length Control	698
26.5.7	Data Flow Control	699



26.5.7.1	GP-SPI2 Functional Blocks	699
26.5.7.2	Data Flow Control as Master	700
26.5.7.3	Data Flow Control as Slave	700
26.5.8	GP-SPI2 as a Master	701
26.5.8.1	State Machine	702
26.5.8.2	Register Configuration for State and Bit Mode Control	704
26.5.8.3	Full-Duplex Communication (1-bit Mode Only)	707
26.5.8.4	Half-Duplex Communication (1/2/4-bit Mode)	708
26.5.8.5	DMA-Controlled Configurable Segmented Transfer	710
26.5.9	GP-SPI2 Works as a Slave	713
26.5.9.1	Communication Formats	713
26.5.9.2	Supported CMD Values in Half-Duplex Communication	714
26.5.9.3	Slave Single Transfer and Slave Segmented Transfer	717
26.5.9.4	Configuration of Slave Single Transfer	717
26.5.9.5	Configuration of Slave Segmented Transfer in Half-Duplex	718
26.5.9.6	Configuration of Slave Segmented Transfer in Full-Duplex	719
26.6	CS Setup Time and Hold Time Control	719
26.7	GP-SPI2 Clock Control	720
26.7.1	Clock Phase and Polarity	721
26.7.2	Clock Control as Master	722
26.7.3	Clock Control as Slave	723
26.8	GP-SPI2 Timing Compensation	723
26.9	Interrupts	725
26.10	Register Summary	728
26.11	Registers	729
<b>27</b>	<b>I2C Controller (I2C)</b>	<b>759</b>
27.1	Overview	759
27.2	Features	759
27.3	I2C Architecture	760
27.4	Functional Description	762
27.4.1	Clock Configuration	762
27.4.2	SCL and SDA Noise Filtering	763
27.4.3	SCL Clock Stretching	763
27.4.4	Generating SCL Pulses in Idle State	763
27.4.5	Synchronization	763
27.4.6	Open-Drain Output	764
27.4.7	Timing Parameter Configuration	765
27.4.8	Timeout Control	767
27.4.9	Command Configuration	767
27.4.10	TX/RX RAM Data Storage	768
27.4.11	Data Conversion	769
27.4.12	Addressing Mode	769
27.4.13	$R/\overline{W}$ Bit Check in 10-bit Addressing Mode	770
27.4.14	To Start the I2C Controller	770
27.5	Functional differences between LP_I2C and I2C	770

27.6	Programming Example	771
27.6.1	I2C <sub>master</sub> Writes to I2C <sub>slave</sub> with a 7-bit Address in One Command Sequence	771
27.6.1.1	Introduction	771
27.6.1.2	Configuration Example	771
27.6.2	I2C <sub>master</sub> Writes to I2C <sub>slave</sub> with a 10-bit Address in One Command Sequence	772
27.6.2.1	Introduction	773
27.6.2.2	Configuration Example	773
27.6.3	I2C <sub>master</sub> Writes to I2C <sub>slave</sub> with Two 7-bit Addresses in One Command Sequence	774
27.6.3.1	Introduction	774
27.6.3.2	Configuration Example	775
27.6.4	I2C <sub>master</sub> Writes to I2C <sub>slave</sub> with a 7-bit Address in Multiple Command Sequences	776
27.6.4.1	Introduction	776
27.6.4.2	Configuration Example	777
27.6.5	I2C <sub>master</sub> Reads I2C <sub>slave</sub> with a 7-bit Address in One Command Sequence	778
27.6.5.1	Introduction	778
27.6.5.2	Configuration Example	779
27.6.6	I2C <sub>master</sub> Reads I2C <sub>slave</sub> with a 10-bit Address in One Command Sequence	780
27.6.6.1	Introduction	780
27.6.6.2	Configuration Example	781
27.6.7	I2C <sub>master</sub> Reads I2C <sub>slave</sub> with Two 7-bit Addresses in One Command Sequence	782
27.6.7.1	Introduction	782
27.6.7.2	Configuration Example	783
27.6.8	I2C <sub>master</sub> Reads I2C <sub>slave</sub> with a 7-bit Address in Multiple Command Sequences	784
27.6.8.1	Introduction	785
27.6.8.2	Configuration Example	786
27.7	Interrupts	787
27.8	Register Summary	789
27.9	I2C Register Summary	789
27.10	LP_I2C Register Summary	790
27.11	I2C Registers	792
27.11.1	LP_I2C	815
<b>28</b>	<b>I2S Controller (I2S)</b>	<b>838</b>
28.1	Overview	838
28.2	Terminology	838
28.3	Features	839
28.4	System Architecture	840
28.5	Supported Audio Standards	841
28.5.1	TDM Philips Standard	842
28.5.2	TDM MSB Alignment Standard	842
28.5.3	TDM PCM Standard	843
28.5.4	PDM Standard	843
28.6	I2S TX/RX Clock	844
28.7	I2S Reset	846
28.8	I2S Master/Slave Mode	846
28.8.1	Master/Slave TX Mode	846

28.8.2	Master/Slave RX Mode	847
28.9	Transmitting Data	847
28.9.1	Data Format Control	847
28.9.1.1	Bit Width Control of Channel Valid Data	847
28.9.1.2	Endian Control of Channel Valid Data	848
28.9.1.3	A-law/ $\mu$ -law Compression and Decompression	848
28.9.1.4	Bit Width Control of Channel TX Data	849
28.9.1.5	Bit Order Control of Channel Data	849
28.9.2	Channel Mode Control	850
28.9.2.1	I2S Channel Control in TDM TX Mode	850
28.9.2.2	I2S Channel Control in PDM TX Mode	851
28.10	Receiving Data	854
28.10.1	Channel Mode Control	854
28.10.1.1	I2S Channel Control in TDM RX Mode	854
28.10.1.2	I2S Channel Control in PDM RX Mode	855
28.10.2	Data Format Control	855
28.10.2.1	Bit Order Control of Channel Data	855
28.10.2.2	Bit Width Control of Channel Storage (Valid) Data	855
28.10.2.3	Bit Width Control of Channel RX Data	856
28.10.2.4	Endian Control of Channel Storage Data	856
28.10.2.5	A-law/ $\mu$ -law Compression and Decompression	856
28.11	Software Configuration Process	857
28.11.1	Configure I2S as TX Mode	857
28.11.2	Configure I2S as RX Mode	857
28.12	I2S Interrupts	858
28.13	I2S ETM	858
28.14	Register Summary	859
28.15	Registers	860
<b>29</b>	<b>Pulse Count Controller (PCNT)</b>	<b>877</b>
29.1	Features	877
29.2	Functional Description	878
29.3	Applications	880
29.3.1	Channel 0 Incrementing Independently	880
29.3.2	Channel 0 Decrementing Independently	881
29.3.3	Channel 0 and Channel 1 Incrementing Together	881
29.4	Register Summary	883
29.5	Registers	884
<b>30</b>	<b>USB Serial/JTAG Controller (USB_SERIAL_JTAG)</b>	<b>892</b>
30.1	Overview	892
30.2	Features	892
30.3	Functional Description	894
30.3.1	CDC-ACM USB Interface Functional Description	894
30.3.2	CDC-ACM Firmware Interface Functional Description	895
30.3.3	USB-to-JTAG Interface: JTAG Command Processor	896

30.3.4	USB-to-JTAG Interface: CMD_REP Usage Example	897
30.3.5	USB-to-JTAG Interface: Response Capture Unit	898
30.3.6	USB-to-JTAG Interface: Control Transfer Requests	898
30.4	Recommended Operation	899
30.5	Interrupts	900
30.6	Register Summary	902
30.7	Registers	904
<b>31</b>	<b>Two-wire Automotive Interface (TWAI)</b>	<b>928</b>
31.1	Features	928
31.2	Protocol Overview	928
31.2.1	TWAI Properties	928
31.2.2	TWAI Messages	929
31.2.2.1	Data Frames and Remote Frames	930
31.2.2.2	Error and Overload Frames	932
31.2.2.3	Interframe Space	934
31.2.3	TWAI Errors	934
31.2.3.1	Error Types	934
31.2.3.2	Error States	935
31.2.3.3	Error Counters	935
31.2.4	TWAI Bit Timing	936
31.2.4.1	Nominal Bit	936
31.2.4.2	Hard Synchronization and Resynchronization	937
31.3	Architectural Overview	938
31.3.1	Registers Block	938
31.3.2	Bit Stream Processor	939
31.3.3	Error Management Logic	939
31.3.4	Bit Timing Logic	939
31.3.5	Acceptance Filter	939
31.3.6	Receive FIFO	940
31.4	Functional Description	940
31.4.1	Modes	940
31.4.1.1	Reset Mode	940
31.4.1.2	Operation Mode	940
31.4.2	Bit Timing	941
31.4.3	Interrupt Management	941
31.4.3.1	Receive Interrupt (RXI)	942
31.4.3.2	Transmit Interrupt (TXI)	942
31.4.3.3	Error Warning Interrupt (EWI)	942
31.4.3.4	Data Overrun Interrupt (DOI)	943
31.4.3.5	Error Passive Interrupt (TXI)	943
31.4.3.6	Arbitration Lost Interrupt (ALI)	943
31.4.3.7	Bus Error Interrupt (BEI)	943
31.4.3.8	Bus Idle Status Interrupt (BISI)	943
31.4.4	Transmit and Receive Buffers	943
31.4.4.1	Overview of Buffers	943

31.4.4.2	Frame Information	944
31.4.4.3	Frame Identifier	945
31.4.4.4	Frame Data	946
31.4.5	Receive FIFO and Data Overruns	946
31.4.6	Acceptance Filter	947
31.4.6.1	Single Filter Mode	947
31.4.6.2	Dual Filter Mode	948
31.4.7	Error Management	948
31.4.7.1	Error Warning Limit	949
31.4.7.2	Error Passive	950
31.4.7.3	Bus-Off and Bus-Off Recovery	950
31.4.8	Error Code Capture	951
31.4.9	Arbitration Lost Capture	952
31.4.10	Transceiver Auto-Standby	952
31.5	Register Summary	954
31.6	Registers	955
<b>32</b>	<b>SDIO 2.0 Slave Controller (SDIO)</b>	<b>970</b>
32.1	Overview	970
32.2	Features	970
32.3	Architecture Overview	970
32.4	Standards Compliance	971
32.5	Functional Description	971
32.5.1	Physical Bus	971
32.5.2	Supported Commands	971
32.5.3	I/O Function 0 Address Space	972
32.5.4	I/O Function 1/2 Address Space Map	974
32.5.4.1	Accessing SLC HOST Register Space	974
32.5.4.2	Transferring Incremental-Address Packets	975
32.5.4.3	Transferring Fixed-Address Packets	975
32.5.5	DMA	975
32.5.5.1	Linked List	976
32.5.5.2	Write-Back of Linked List	978
32.5.5.3	Data Padding and Discarding	978
32.5.6	SDIO Bus Timing	979
32.6	Interrupt	980
32.6.1	Host Interrupt	980
32.6.2	Slave Interrupt	981
32.7	Packet Sending and Receiving Procedure	981
32.7.1	Sending Packets to SDIO Host	981
32.7.2	Receiving Packets from SDIO Host	983
32.8	Register Summary	986
32.8.1	HINF Register Summary	986
32.8.2	SLC Register Summary	986
32.8.3	SLC Host Register Summary	987
32.9	Registers	988

32.9.1	HINF Registers	988
32.9.2	SLC Registers	993
32.9.3	SLC Host Registers	1015
<b>33</b>	<b>LED PWM Controller (LEDC)</b>	1027
33.1	Overview	1027
33.2	Features	1027
33.3	Functional Description	1028
33.3.1	Architecture	1028
33.3.2	Timers	1028
33.3.2.1	Clock Source	1028
33.3.2.2	Clock Divider Configuration	1029
33.3.2.3	20-Bit Counter	1030
33.3.3	PWM Generators	1031
33.3.4	Duty Cycle Fading	1032
33.3.4.1	Linear Duty Cycle Fading	1032
33.3.4.2	Gamma Curve Fading	1033
33.3.4.3	Suspend and Resume Duty Cycle Fading	1035
33.3.5	ETM Related Events and Tasks	1035
33.3.5.1	ETM Related Events	1036
33.3.5.2	ETM Related Tasks	1036
33.3.6	Interrupts	1037
33.4	Register Summary	1038
33.5	Registers	1041
<b>34</b>	<b>Motor Control PWM (MCPWM)</b>	1054
34.1	Overview	1054
34.2	Features	1054
34.3	Modules	1057
34.3.1	Overview	1057
34.3.1.1	Prescaler Module	1057
34.3.1.2	Timer Module	1057
34.3.1.3	Operator Module	1058
34.3.1.4	Fault Detection Module	1059
34.3.1.5	Capture Module	1060
34.3.1.6	ETM Module	1060
34.3.2	PWM Timer Module	1060
34.3.2.1	Configurations of the PWM Timer Module	1060
34.3.2.2	PWM Timer's Working Modes and Timing Event Generation	1061
34.3.2.3	Shadow Register of PWM Timer	1066
34.3.2.4	PWM Timer Synchronization and Phase Locking	1066
34.3.3	PWM Operator Module	1066
34.3.3.1	PWM Generator Module	1068
34.3.3.2	Dead Time Generator Module	1079
34.3.3.3	PWM Carrier Module	1082
34.3.3.4	Fault Detection Module	1085

34.3.4	Capture Module	1086
34.3.4.1	Introduction	1086
34.3.4.2	Capture Timer	1087
34.3.4.3	Capture Channel	1087
34.3.5	ETM Module	1087
34.3.5.1	Overview	1087
34.3.5.2	ETM Related Events	1087
34.3.5.3	ETM Related Tasks	1088
34.4	Register Summary	1089
34.5	Registers	1092
<b>35</b>	<b>Remote Control Peripheral (RMT)</b>	<b>1165</b>
35.1	Overview	1165
35.2	Features	1165
35.3	Functional Description	1166
35.3.1	RMT Architecture	1166
35.3.2	RMT RAM	1167
35.3.2.1	Structure of RAM	1167
35.3.2.2	Use of RAM	1167
35.3.2.3	RAM Access	1168
35.3.3	Clock	1168
35.3.4	Transmitter	1168
35.3.4.1	Normal TX Mode	1169
35.3.4.2	Wrap TX Mode	1169
35.3.4.3	TX Modulation	1169
35.3.4.4	Continuous TX Mode	1169
35.3.4.5	Simultaneous TX Mode	1170
35.3.5	Receiver	1170
35.3.5.1	Normal RX Mode	1170
35.3.5.2	Wrap RX Mode	1171
35.3.5.3	RX Filtering	1171
35.3.5.4	RX Demodulation	1171
35.3.6	Configuration Update	1171
35.3.7	Interrupts	1172
35.4	Register Summary	1173
35.5	Registers	1175
<b>36</b>	<b>Parallel IO Controller (PARL_IO)</b>	<b>1190</b>
36.1	Introduction	1190
36.2	Glossary	1190
36.3	Features	1190
36.4	Architectural Overview	1191
36.5	Functional Description	1192
36.5.1	Clock Generator	1192
36.5.2	Clock & Reset Restriction	1192
36.5.3	Master-Slave Mode	1194

36.5.4	Receive Modes of the RX Unit	1194
36.5.4.1	Level Enable Mode	1195
36.5.4.2	Pulse Enable Mode	1195
36.5.4.3	Software Enable Mode	1196
36.5.5	RX Unit GDMA SUC EOF Generation	1197
36.5.6	RX Unit Timeout	1197
36.5.7	Valid Signal Output of TX Unit	1197
36.5.8	Bus Idle Value of TX Unit	1197
36.5.9	Data Transfer in a Single Frame	1198
36.5.10	Bit Reordering in One Byte	1198
36.6	Programming Procedures	1198
36.6.1	Data Receiving Operation Process	1198
36.6.2	Data Transmitting Operation Process	1199
36.7	Application Examples	1199
36.7.1	Co-working with SPI	1200
36.7.2	Co-working with I2S	1201
36.7.3	Co-working with Camera	1202
36.8	Interrupts	1203
36.9	Register Summary	1204
36.10	Registers	1205
<b>37</b>	<b>On-Chip Sensor and Analog Signal Processing</b>	1214
37.1	Overview	1214
37.2	SAR ADC	1214
37.2.1	Overview	1214
37.2.2	Features	1214
37.2.3	Functional Description	1214
37.2.3.1	Input Signals	1216
37.2.3.2	ADC Conversion and Attenuation	1216
37.2.3.3	DIG ADC Controller	1216
37.2.3.4	DMA Support	1217
37.2.3.5	DIG ADC FSM	1217
37.2.3.6	ADC Filters	1220
37.2.3.7	Threshold Monitoring	1220
37.3	Temperature Sensor	1221
37.3.1	Overview	1221
37.3.2	Features	1221
37.3.3	Functional Description	1221
37.3.4	ETM-Related Events and Tasks	1223
37.3.4.1	ETM-Related Events	1223
37.3.4.2	ETM Related Tasks	1223
37.4	Interrupts	1223
37.5	Register Summary	1224
37.6	Registers	1225
<b>38</b>	<b>Related Documentation and Resources</b>	1241



## Glossary

1242

[Abbreviations for Peripherals](#)

1242

[Abbreviations Related to Registers](#)

1242

[Access Types for Registers](#)

1244

## Revision History

1246

## List of Tables

1-2	CPU Address Map	36
1-4	Core Local Interrupt (CLINT) Sources	56
1-10	NAPOT encoding for maddress	72
2-2	Trace Encoder Parameters	87
2-3	Header Format	89
2-4	Index Format	89
2-5	Packet format 3 subformat 0	90
2-6	Packet format 3 subformat 1	90
2-7	Packet format 3 subformat 3	91
2-8	Packet format 2	91
2-9	Packet format 1 with address	92
2-10	Packet format 1 without address	93
3-1	Selecting Peripherals via Register Configuration	104
3-2	Descriptor Field Alignment Requirements	106
4-1	Memory Address Mapping	140
4-2	Module/Peripheral Address Mapping	144
5-1	Parameters in eFuse BLOCK0	148
5-2	Secure Key Purpose Values	151
5-3	Parameters in BLOCK1 to BLOCK10	152
5-4	Registers Information	157
5-5	Configuration of Default VDDQ Timing Parameters	158
6-1	Bit Used to Control IO MUX Functions in Light-sleep Mode	220
6-2	Peripheral Signals via GPIO Matrix	223
6-3	IO MUX Functions List	228
6-4	LP IO MUX Functions List	229
6-5	Analog Functions of IO MUX Pins	230
7-1	Reset Source	270
7-2	CPU_CLK Clock Source	272
7-3	Frequency of CPU_CLK, AHB_CLK and HP_ROOT_CLK	273
7-4	Derived Clock Source	274
7-5	HP Clocks Used by Each Peripheral	274
7-6	LP Clocks Used by Each Peripheral	275
8-1	Default Configuration of Strapping Pins	339
8-2	Boot Mode Control	339
8-3	ROM Message Printing Control	341
8-4	JTAG Signal Source Control	341
8-5	SDIO Input Sampling Edge/Output Driving Edge Control	342
9-1	CPU Peripheral Interrupt Source Mapping/Status Registers and Peripheral Interrupt Sources	345
10-1	Selectable Events for ETM Channel $n$	364
10-2	Mappable Tasks for ETM Channel $n$	367
11-1	UNIT $n$ Configuration Bits	382
11-2	Trigger Point	383
11-3	Synchronization Operation for Configuration Registers	384

12-1	Alarm Generation When Up-Down Counter Increments	406
12-2	Alarm Generation When Up-Down Counter Decrements	407
13-1	Timeout Actions	431
14-1	Management Area of PMP and AMP	443
14-2	Configuring Access Path	445
15-1	Security Level	475
16-1	HP CPU Packet Format	489
16-2	LP CPU Packet Format	489
16-3	DMA Packet Format	489
16-4	LOST Packet Format	489
16-5	DMA Access Source	490
17-1	AES Accelerator Working Mode	518
17-2	Key Length and Encryption/Decryption	518
17-3	Working Status under Typical AES Working Mode	519
17-4	Text Endianness Type for Typical AES	519
17-5	Key Endianness Type for AES-128 Encryption and Decryption	520
17-6	Key Endianness Type for AES-256 Encryption and Decryption	520
17-7	Block Cipher Mode	521
17-8	Working Status under DMA-AES Working mode	522
17-9	TEXT-PADDING	522
17-10	Text Endianness for DMA-AES	523
18-1	ECC Accelerator Memory Blocks	532
18-2	ECC Accelerator Key Size Selection	533
18-3	ECC Accelerator's Working Modes	534
19-1	HMAC Purposes and Configuration Value	544
20-1	Acceleration Performance	562
20-2	RSA Accelerator Memory Blocks	563
21-1	SHA Accelerator Working Mode	568
21-2	SHA Hash Algorithm Selection	569
21-3	The Storage and Length of Message Digest from Different Algorithms	572
23-1	$Key$ generated based on $Key_A$	590
23-2	Mapping Between Offsets and Registers	591
25-1	UART and LP UART Feature Comparison	601
25-2	UART_CHAR_WAKEUP Mode Configuration	610
26-2	Data Modes Supported by GP-SPI2	690
26-3	Functional Description of FSPI Bus Signals	690
26-4	Signals Used in Various SPI Modes	691
26-5	Bit Order Control in GP-SPI2	693
26-6	Supported Transfer Types as Master or Slave	694
26-7	Interrupt Trigger Condition on GP-SPI2 Data Transfer as Slave	698
26-8	Registers Used for State Control in 1/2/4-bit Modes	704
26-8	Registers Used for State Control in 1/2/4-bit Modes	705
26-9	Sending Sequence of Command Value	706
26-10	Sending Sequence of Address Value	706
26-11	BM Table for CONF State	712
26-12	An Example of CONF buffer $i$ in Segment $i$	712

26-13	BM Bit Value v.s. Register to Be Updated in This Example	713
26-14	Supported CMD Values in SPI Mode	715
26-14	Supported CMD Values in SPI Mode	716
26-15	Supported CMD Values in QPI Mode	717
26-16	Clock Phase and Polarity Configuration as Master	722
26-17	Clock Phase and Polarity Configuration as Slave	723
26-18	GP-SPI2 Interrupts as Master	726
26-19	GP-SPI2 Interrupts as Slave	727
27-1	I2C Synchronous Registers	764
28-2	I2S Signal Description	841
28-3	Bit Width of Channel Valid Data	848
28-4	Endian of Channel Valid Data	848
28-5	The Matching Between Valid Data Width and Number of TX Channel Supported	850
28-6	Data-Fetching Control in PDM Mode	852
28-7	I2S Channel Control in Normal PDM TX Mode	852
28-8	PCM-to-PDM TX Mode	852
28-9	The Matching Between Valid Data Width and Number of RX Channel Supported	854
28-10	Channel Storage Data Width	855
28-11	Channel Storage Data Endian	856
29-1	Counter Mode. Positive Edge of Input Pulse Signal. Control Signal in Low State	879
29-2	Counter Mode. Positive Edge of Input Pulse Signal. Control Signal in High State	879
29-3	Counter Mode. Negative Edge of Input Pulse Signal. Control Signal in Low State	879
29-4	Counter Mode. Negative Edge of Input Pulse Signal. Control Signal in High State	879
30-1	Standard CDC-ACM Control Requests	894
30-2	CDC-ACM Settings with RTS and DTR	895
30-3	Commands of a Nibble	896
30-4	USB-to-JTAG Control Requests	898
30-5	JTAG Capability Descriptors	899
30-6	Reset SoC into Download Mode	900
30-7	Reset SoC into Booting from flash	900
31-1	Data Frames and Remote Frames in SFF and EFF	931
31-2	Error Frame	932
31-3	Overload Frame	933
31-4	Interframe Space	934
31-5	Segments of a Nominal Bit Time	937
31-6	Bit Information of TWAI_BUS_TIMING_0_REG (0x18)	941
31-7	Bit Information of TWAI_BUS_TIMING_1_REG (0x1c)	941
31-8	Buffer Layout for Standard Frame Format and Extended Frame Format	944
31-9	TX/RX Frame Information (SFF/EFF) TWAI Address 0x40	944
31-10	TX/RX Identifier 1 (SFF); TWAI Address 0x44	945
31-11	TX/RX Identifier 2 (SFF); TWAI Address 0x48	945
31-12	TX/RX Identifier 1 (EFF); TWAI Address 0x44	945
31-13	TX/RX Identifier 2 (EFF); TWAI Address 0x48	945
31-14	TX/RX Identifier 3 (EFF); TWAI Address 0x4c	945
31-15	TX/RX Identifier 4 (EFF); TWAI Address 0x50	946
31-16	Bit Information of TWAI_ERR_CODE_CAP_REG (0x30)	951

31-17 Bit Information of Bits SEG.4 - SEG.0	951
31-18 Bit Information of TWAI_ARB_LOST_CAP_REG (0x2c)	952
32-1 SDIO Slave CCCR Configuration	972
32-2 SDIO Slave FBR Configuration	973
33-1 Commonly-used Frequencies and Resolutions	1031
34-1 Configuration Parameters of the Operator Submodule	1058
34-2 Timing Events Used in PWM Generator	1069
34-3 Timing Events Priority When PWM Timer Increments	1069
34-4 Timing Events Priority when PWM Timer Decrements	1070
34-5 Dead Time Generator Switches Control Fields	1080
34-6 Typical Dead Time Generator Operating Modes	1080
34-7 ETM Related Events	1087
34-8 ETM Related Tasks	1088
35-1 Configuration Update	1172
37-1 SAR ADC Input Signals	1216
37-2 Temperature Offset	1222

## List of Figures

1-1	CPU Block Diagram	35
1-2	Debug System Overview	66
2-1	Trace Encoder Overview	85
2-2	Trace Overview	86
2-3	Trace packet Format	89
3-1	Modules with GDMA Feature and GDMA Channels	101
3-2	GDMA controller Architecture	102
3-3	Structure of a Linked List	103
3-4	Relationship among Linked Lists	105
4-1	System Structure and Address Mapping	139
4-2	Cache Structure	142
4-3	Modules/peripherals that can work with GDMA	143
5-1	Data Flow in eFuse	147
5-2	Shift Register Circuit (first 32 output)	154
5-3	Shift Register Circuit (last 12 output)	154
6-1	Architecture of IO MUX, LP IO MUX, and GPIO Matrix	212
6-2	Internal Structure of a Pad	213
6-3	GPIO Input Synchronized on Rising Edge or on Falling Edge of IO MUX Operating Clock	214
6-4	GPIO Filter Timing of GPIO Input Signals	215
6-5	Glitch Filter Timing Example	215
7-1	Reset Types	269
7-2	System Clock	271
7-3	Clock Configuration Example	277
8-1	Chip Boot Flow	340
9-1	Interrupt Matrix Structure	343
10-1	Event Task Matrix Architecture	363
10-2	ETM Channel $n$ Architecture	364
10-3	Event Task Matrix Clock Architecture	371
11-1	System Timer Structure	380
11-2	System Timer Alarm Generation	381
12-1	Timer Group Overview	404
12-2	Timer Group Architecture	405
13-1	Watchdog Timers Overview	428
13-2	Digital Watchdog Timers in ESP32-C6	430
13-3	Super Watchdog Controller Structure	433
14-1	APM Controller Structure	445
19-1	HMAC SHA-256 Padding Diagram	547
19-2	HMAC Structure Schematic Diagram	547
22-1	Software Preparations and Hardware Working Process	580
23-1	Architecture of the External Memory Encryption and Decryption	589
24-1	Noise Source	599
25-1	UART Structure	602
25-2	UART Controllers Division	605

25-3	The Timing Diagram of Weak UART Signals Along Falling Edges	606
25-4	Structure of UART Data Frame	607
25-5	AT_CMD Character Structure	607
25-6	Driver Control Diagram in RS485 Mode	608
25-7	The Timing Diagram of Encoding and Decoding in SIR mode	609
25-8	IrDA Encoding and Decoding Diagram	610
25-9	Hardware Flow Control Diagram	611
25-10	Connection between Hardware Flow Control Signals	612
25-11	Data Transfer in GDMA Mode	613
25-12	UART Programming Procedures	616
26-1	SPI Module Overview	689
26-2	Data Buffer Used in CPU-Controlled Transfer	694
26-3	GP-SPI2 Block Diagram	699
26-4	Data Flow Control in GP-SPI2 as Master	700
26-5	Data Flow Control in GP-SPI2 as Slave	700
26-6	GP-SPI2 State Machine as Master	703
26-7	Full-Duplex Communication Between GP-SPI2 Master and a Slave	707
26-8	Connection of GP-SPI2 to Flash and External RAM in 4-bit Mode	709
26-9	SPI Quad I/O Read Command Sequence Sent by GP-SPI2 to Flash	709
26-10	Configurable Segmented Transfer as Master	710
26-11	Recommended CS Timing and Settings When Accessing External RAM	720
26-12	Recommended CS Timing and Settings When Accessing Flash	720
26-13	SPI Clock Mode 0 or 2	721
26-14	SPI Clock Mode 1 or 3	722
26-15	Timing Compensation Control Diagram in GP-SPI2 as Master	724
26-16	Timing Compensation Example in GP-SPI2 as Master	725
27-1	I2C Master Architecture	760
27-2	I2C Slave Architecture	760
27-3	I2C Protocol Timing (Cited from Fig.31 in <a href="#">The I2C-bus specification Version 2.1</a> )	761
27-4	I2C Timing Parameters (Cited from Table 5 in <a href="#">The I2C-bus specification Version 2.1</a> )	762
27-5	I2C Timing Diagram	765
27-6	Structure of I2C Command Registers	767
27-7	I2C <sub>master</sub> Writing to I2C <sub>slave</sub> with a 7-bit Address	771
27-8	I2C <sub>master</sub> Writing to a Slave with a 10-bit Address	773
27-9	I2C <sub>master</sub> Writing to I2C <sub>slave</sub> with Two 7-bit Addresses	774
27-10	I2C <sub>master</sub> Writing to I2C <sub>slave</sub> with a 7-bit Address in Multiple Sequences	776
27-11	I2C <sub>master</sub> Reading I2C <sub>slave</sub> with a 7-bit Address	778
27-12	I2C <sub>master</sub> Reading I2C <sub>slave</sub> with a 10-bit Address	780
27-13	I2C <sub>master</sub> Reading N Bytes of Data from addrM of I2C <sub>slave</sub> with a 7-bit Address	782
27-14	I2C <sub>master</sub> Reading I2C <sub>slave</sub> with a 7-bit Address in Segments	785
28-1	ESP32-C6 I2S System Diagram	840
28-2	TDM Philips Standard Timing Diagram	842
28-3	TDM MSB Alignment Standard Timing Diagram	843
28-4	TDM PCM Standard Timing Diagram	843
28-5	PDM Standard Timing Diagram	844
28-6	I2S Clock Generator	844

28-7	TX Data Format Control	850
28-8	TDM Channel Control	851
28-9	PDM Channel Control Example	854
29-1	PCNT Block Diagram	877
29-2	PCNT Unit Architecture	878
29-3	Channel 0 Up Counting Diagram	880
29-4	Channel 0 Down Counting Diagram	881
29-5	Two Channels Up Counting Diagram	881
30-1	USB Serial/JTAG High Level Diagram	893
30-2	USB Serial/JTAG Block Diagram	894
31-1	Bit Fields in Data Frames and Remote Frames	930
31-2	Fields of an Error Frame	932
31-3	Fields of an Overload Frame	933
31-4	The Fields within an Interframe Space	934
31-5	Layout of a Bit	936
31-6	TWAI Overview Diagram	938
31-7	Acceptance Filter	947
31-8	Single Filter Mode	948
31-9	Dual Filter Mode	949
31-10	Error State Transition	950
31-11	Positions of Arbitration Lost Bits	952
32-1	SDIO Slave Block Diagram	970
32-2	CMD52 Content	971
32-3	CMD53 Content	972
32-4	Function 0 Address Space	972
32-5	Function 1/2 Address Space Map	974
32-6	DMA Linked List Descriptor Structure of the SDIO Slave	976
32-7	DMA Linked List of the SDIO Slave	977
32-8	Data Flow of Sending Incremental-address Packets From Host to Slave	978
32-9	Sampling Timing Diagram	979
32-10	Output Timing Diagram	980
32-11	Procedure of Slave Sending Packets to Host	982
32-12	Procedure of Slave Receiving Packets from Host	984
32-13	Loading Receiving Buffer	985
33-1	LED PWM Architecture	1027
33-2	Timer and PWM Generator Block Diagram	1028
33-3	Frequency Division When LEDC_CLK_DIV is a Non-Integer Value	1029
33-4	Relationship Between Counter And Resolution	1030
33-5	LED PWM Output Signal Diagram	1031
33-6	Output Signal of Linear Duty Cycle Fading	1034
33-7	Output Signal of Gamma Curve Fading	1035
34-1	MCPWM Module Overview	1054
34-2	Prescaler Module	1057
34-3	Timer Module	1057
34-4	Operator Module	1058
34-5	Fault Detection Module	1059



34-6	Capture Module	1060
34-7	ETM Module	1060
34-8	Count-Up Mode Waveform	1062
34-9	Count-Down Mode Waveforms	1062
34-10	Count-Up-Down Mode Waveforms, Count-Down at Synchronization Event	1062
34-11	Count-Up-Down Mode Waveforms, Count-Up at Synchronization Event	1063
34-12	UTEF and UTEZ Generation in Count-Up Mode	1064
34-13	DTEF and DTEZ Generation in Count-Down Mode	1065
34-14	DTEF and UTEZ Generation in Count-Up-Down Mode	1065
34-15	Block Diagram of A PWM Operator	1067
34-16	Symmetrical Waveform in Count-Up-Down Mode	1071
34-17	Count-Up, Single Edge Asymmetric Waveform, with Independent Modulation on PWMxA and PWMxB — Active High	1072
34-18	Count-Up, Pulse Placement Asymmetric Waveform with Independent Modulation on PWMxA	1073
34-19	Count-Up-Down, Dual Edge Symmetric Waveform, with Independent Modulation on PWMxA and PWMxB — Active High	1074
34-20	Count-Up-Down, Dual Edge Symmetric Waveform, with Independent Modulation on PWMxA and PWMxB — Complementary	1075
34-21	Count-Up-Down, Fault or Synchronization Events, with Same Modulation on PWMxA and PWMxB	1076
34-22	Example of an NCI Software-Force Event on PWMxA	1077
34-23	Example of a CNTU Software-Force Event on PWMxB	1078
34-24	Options for Setting up the Dead Time Generator Module	1080
34-25	Active High Complementary (AHC) Dead Time Waveforms	1081
34-26	Active Low Complementary (ALC) Dead Time Waveforms	1082
34-27	Active High (AH) Dead Time Waveforms	1082
34-28	Active Low (AL) Dead Time Waveforms	1083
34-29	Example of Waveforms Showing PWM Carrier Action	1083
34-30	Example of the First Pulse and the Subsequent Sustaining Pulses of the PWM Carrier Submodule	1084
34-31	Possible Duty Cycle Settings for Sustaining Pulses in the PWM Carrier Submodule	1085
35-1	RMT Architecture	1166
35-2	Format of Pulse Code in RAM	1167
36-1	PARLIO Architecture	1191
36-2	PARLIO Clock Generation	1192
36-3	Master Clock Positive Waveform	1194
36-4	Master Clock Negative Waveform	1194
36-5	Sub-Modes of Level Enable Mode for RX Unit	1195
36-6	Sub-Modes of Pulse Enable Mode for RX Unit	1196
36-7	Sub-Mode of Software Enable Mode for RX Unit	1197
37-1	SAR ADCs Function Overview	1215
37-2	Diagram of DIG ADC FSM	1217
37-3	APB_SARADC_SAR_PATT_TAB1_REG and Pattern Table Entry 0 - Entry 3	1218
37-4	APB_SARADC_SAR_PATT_TAB2_REG and Pattern Table Entry 4 - Entry 7	1218
37-5	Pattern Table Entry	1219
37-6	cmd1 configuration	1219
37-7	cmd0 Configuration	1219
37-8	DMA Data Format	1220

37-9 Temperature Sensor Structure

1221

# 1 High-Performance CPU

## 1.1 Overview

ESP-RISC-V CPU is a 32-bit core based upon RISC-V instruction set architecture (ISA) comprising base integer (I), multiplication/division (M), atomic (A) and compressed (C) standard extensions. The core has 4-stage, in-order, scalar pipeline optimized for area, power and performance. CPU core complex has a debug module (DM), interrupt-controller (INTC), core local interrupts (CLINT) and system bus (SYS BUS) interfaces for memory and peripheral access.




Figure 1-1. CPU Block Diagram

## 1.2 Features

- RISC-V RV32IMAC ISA with four-stage pipeline that supports an operating clock frequency up to 160 MHz
- Compatible with RISC-V ISA Manual Volume I: Unprivileged ISA Version 2.2 and RISC-V ISA Manual, Volume II: Privileged Architecture, Version 1.10
- Zero wait cycle access to on-chip SRAM and Cache for program and data access over IRAM/DRAM interface
- Branch target buffer (BTB) with static branch prediction
- User (U) mode support along with interrupt delegation
- Interrupt controller with up to 28 external vectored interrupts for both M and U modes with 16 programmable priority and threshold levels
- Core local interrupts (CLINT) dedicated for each privilege mode

- Debug module (DM) compliant with the specification RISC-V External Debug Support Version 0.13 with external debugger support over an industry-standard JTAG/USB port
- Support for instruction trace
- Debugger with a direct system bus access (SBA) to memory and peripherals
- Hardware trigger compliant to the specification RISC-V External Debug Support Version 0.13 with up to 4 breakpoints/watchpoints
- Physical memory protection (PMP) and attributes (PMA) for up to 16 configurable regions
- 32-bit AHB system bus for peripheral access
- Configurable events for core performance metrics

## 1.3 Terminology

<b>branch</b>	an instruction which conditionally changes the execution flow
<b>delta</b>	a change in the program counter that is other than the difference between two instructions placed consecutively in memory
<b>hart</b>	a RISC-V hardware thread
<b>retire</b>	the final stage of executing an instruction, when the machine state is updated
<b>trap</b>	the transfer of control to a trap handler caused by either an exception or an interrupt

## 1.4 Address Map

Below table shows address map of various regions accessible by CPU for instruction, data, system bus peripheral and debug.

**Table 1-2. CPU Address Map**

Name	Description	Starting Address	Ending Address	Access
IRAM/DRAM	Instruction/Data region	0x4000_0000	0x4FFF_FFFF	R/W
CPU	CPU Sub-system region	0x2000_0000	0x2FFF_FFFF	R/W
AHB	AHB Peripheral region	*default	*default	R/W

\*default: Address not matching any of the specified ranges (IRAM, DRAM, CPU) are accessed using AHB bus.

## 1.5 Configuration and Status Registers (CSRs)

### 1.5.1 Register Summary

Below is a list of CSRs available to the CPU. Except for the custom performance counter CSRs, all the implemented CSRs follow the standard mapping of bit fields as described in the RISC-V Instruction Set Manual, Volume II: Privileged Architecture, Version 1.10. It must be noted that even among the standard CSRs, not all bit fields have been implemented, limited by the subset of features implemented in the CPU. Refer to the next section for detailed description of the subset of fields implemented under each of these CSRs.

Name	Description	Address	Access
<b>Machine Information CSRs</b>			
<a href="#">mvendorid</a>	Machine Vendor ID	0xF11	RO
<a href="#">marchid</a>	Machine Architecture ID	0xF12	RO
<a href="#">mimpid</a>	Machine Implementation ID	0xF13	RO
<a href="#">mhartid</a>	Machine Hart ID	0xF14	RO
<b>Machine Trap Setup CSRs</b>			
<a href="#">mstatus</a>	Machine Mode Status	0x300	R/W
<a href="#">misa</a> <sup>1</sup>	Machine ISA	0x301	R/W
<a href="#">mideleg</a>	Machine Interrupt Delegation Register	0x303	R/W
<a href="#">mie</a>	Machine Interrupt Enable Register	0x304	R/W
<a href="#">mtvec</a> <sup>2</sup>	Machine Trap Vector	0x305	R/W
<b>Machine Trap Handling CSRs</b>			
<a href="#">mscratch</a>	Machine Scratch	0x340	R/W
<a href="#">mepc</a>	Machine Trap Program Counter	0x341	R/W
<a href="#">mcause</a> <sup>3</sup>	Machine Trap Cause	0x342	R/W
<a href="#">mtval</a>	Machine Trap Value	0x343	R/W
<a href="#">mip</a>	Machine Interrupt Pending	0x344	R/W
<b>User Trap Setup CSRs</b>			
<a href="#">ustatus</a>	User Mode Status	0x000	R/W
<a href="#">uie</a>	User Interrupt Enable Register	0x004	R/W
<a href="#">utvec</a>	User Trap Vector	0x005	R/W
<b>User Trap Handling CSRs</b>			
<a href="#">uscratch</a>	User Scratch	0x040	R/W
<a href="#">uepc</a>	User Trap Program Counter	0x041	R/W
<a href="#">ucause</a>	User Trap Cause	0x042	R/W
<a href="#">uip</a>	User Interrupt Pending	0x044	R/W
<b>Physical Memory Protection (PMP) CSRs</b>			
<a href="#">pmpcfg0</a>	Physical memory protection configuration	0x3A0	R/W
<a href="#">pmpcfg1</a>	Physical memory protection configuration	0x3A1	R/W
<a href="#">pmpcfg2</a>	Physical memory protection configuration	0x3A2	R/W
<a href="#">pmpcfg3</a>	Physical memory protection configuration	0x3A3	R/W
<a href="#">pmpaddr0</a>	Physical memory protection address register	0x3B0	R/W
<a href="#">pmpaddr1</a>	Physical memory protection address register	0x3B1	R/W
....			
<a href="#">pmpaddr15</a>	Physical memory protection address register	0x3BF	R/W
<b>Trigger Module CSRs (shared with Debug Mode)</b>			
<a href="#">tselect</a>	Trigger Select Register	0x7A0	R/W
<a href="#">tdata1</a>	Trigger Abstract Data 1	0x7A1	R/W
<a href="#">tdata2</a>	Trigger Abstract Data 2	0x7A2	R/W
<a href="#">tcontrol</a>	Global Trigger Control	0x7A5	R/W

<sup>1</sup>Although [misa](#) is specified as having both read and write access (R/W), its fields are hardwired and thus write has no effect. This is what would be termed WARL (Write Any Read Legal) in RISC-V terminology

<sup>2</sup>[mtvec](#) only provides configuration for trap handling in vectored mode with the base address aligned to 256 bytes


<sup>3</sup>External interrupt IDs reflected in [mcause](#) include even those IDs which have been reserved by RISC-V standard for core internal sources.

Name	Description	Address	Access
<b>Debug Mode CSRs</b>			
<a href="#">dcsr</a>	Debug Control and Status	0x7B0	R/W
<a href="#">dpc</a>	Debug PC	0x7B1	R/W
<a href="#">dscratch0</a>	Debug Scratch Register 0	0x7B2	R/W
<a href="#">dscratch1</a>	Debug Scratch Register 1	0x7B3	R/W
<b>Performance Counter CSRs (Custom) <sup>4</sup></b>			
<a href="#">mpcer</a>	Machine Performance Counter Event	0x7E0	R/W
<a href="#">mpcmr</a>	Machine Performance Counter Mode	0x7E1	R/W
<a href="#">mpccr</a>	Machine Performance Counter Count	0x7E2	R/W
<b>GPIO Access CSRs (Custom)</b>			
<a href="#">cpu_gpio_oen</a>	GPIO Output Enable	0x803	R/W
<a href="#">cpu_gpio_in</a>	GPIO Input Value	0x804	RO
<a href="#">cpu_gpio_out</a>	GPIO Output Value	0x805	R/W
<b>Physical Memory Attributes Checker (PMAC) CSRs</b>			
<a href="#">pma_cfg0</a>	Physical memory attribute configuration	0xBC0	R/W
<a href="#">pma_cfg1</a>	Physical memory attribute configuration	0xBC1	R/W
<a href="#">pma_cfg2</a>	Physical memory attribute configuration	0xBC2	R/W
<a href="#">pma_cfg3</a>	Physical memory attribute configuration	0xBC3	R/W
....			
<a href="#">pma_cfg15</a>	Physical memory attribute configuration	0xBCF	R/W
<a href="#">pma_addr0</a>	Physical memory attribute address register	0xBD0	R/W
<a href="#">pma_addr1</a>	Physical memory attribute address register	0xBD1	R/W
....			
<a href="#">pma_addr15</a>	Physical memory attribute address register	0xBDF	R/W

Note that if write/set/clear operation is attempted on any of the CSRs which are read-only (RO), as indicated in the above table, the CPU will generate illegal instruction exception.


## 1.5.2 Register Description

### Register 1.1. mvendorid (0xF11)




**MVENDORID** Represents Vendor ID. (RO)


<sup>4</sup>These custom CSRs have been implemented in the address space reserved by RISC-V standard for custom use

**Register 1.2. marchid (0xF12)**

**MARCHID** Represents Architecture ID. (RO)

**Register 1.3. mimpid (0xF13)**

**MIMPID** Represents Implementation ID. (RO)

**Register 1.4. mhartid (0xF14)**

**MHARTID** Represents Hart ID. (RO)

## Register 1.5. mstatus (0x300)

(reserved)										TW		(reserved)										MPP		(reserved)		MPIE		(reserved)		UPIE		MIE		(reserved)		UIE		
31											22	21	20											13	12	11	10			8	7	6	5	4	3	2	1	0
0x000										0		0x00										0x0		0x0		0		0x0		0		0		0x0		0		Reset

**UIE** Write 1 to enable the global user mode interrupt. (R/W)

**MIE** Write 1 to enable the global machine mode interrupt. (R/W)

**UPIE** Write 1 to enable the user previous interrupt (before trap). (R/W)

**MPIE** Write 1 to enable the machine previous interrupt (before trap). (R/W)

**MPP** Configures machine previous privilege mode (before trap).

0x0: User mode

0x3: Machine mode

Note: Only the lower bit is writable. Any write to the higher bit is ignored as it is directly tied to the lower bit.

(R/W)

**TW** Configures whether to cause illegal instruction exception when WFI (Wait-for-Interrupt) instruction is executed in U mode.

0: Not cause illegal exception in U mode

1: Cause illegal instruction exception

(R/W)



Register 1.6. *misa* (0x301)

MXL		(reserved)		Z	Y	X	W	V	U	T	S	R	Q	P	O	N	M	L	K	J	I	H	G	F	E	D	C	B	A
31	30	29	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x1		0x0		0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	1	0	1

Reset

- MXL** Machine XLEN = 1 (32-bit). (RO)
- Z** Reserved = 0. (RO)
- Y** Reserved = 0. (RO)
- X** Non-standard extensions present = 0. (RO)
- W** Reserved = 0. (RO)
- V** Reserved = 0. (RO)
- U** User mode implemented = 1. (RO)
- T** Reserved = 0. (RO)
- S** Supervisor mode implemented = 0. (RO)
- R** Reserved = 0. (RO)
- Q** Quad-precision floating-point extension = 0. (RO)
- P** Reserved = 0. (RO)
- O** Reserved = 0. (RO)
- N** User-level interrupts supported = 0. (RO)
- M** Integer Multiply/Divide extension = 1. (RO)
- L** Reserved = 0. (RO)
- K** Reserved = 0. (RO)
- J** Reserved = 0. (RO)
- I** RV32I base ISA = 1. (RO)
- H** Hypervisor extension = 0. (RO)
- G** Additional standard extensions present = 0. (RO)
- F** Single-precision floating-point extension = 0. (RO)
- E** RV32E base ISA = 0. (RO)
- D** Double-precision floating-point extension = 0. (RO)
- C** Compressed Extension = 1. (RO)
- B** Reserved = 0. (RO)
- A** Atomic Extension = 1. (RO)

**Register 1.7. mideleg (0x303)**

31	0
0x00000111	
Reset	

**MIDELEG** Configures the U mode delegation state for each interrupt ID. Below interrupts are delegated to U mode by default:

Bit 0: User software interrupt (CLINT)

Bit 4: User timer interrupt (CLINT)

Bit 8: User external interrupt

The default delegation can be modified at run-time if required.

(R/W)

**Register 1.8. mie (0x304)**

31	8	7	6	5	4	3	2	1	0				
0x0								0x0	0x0	0x0	0x0	0x0	0x0
								Reset					

**USIE** Write 1 to enable the user software interrupt. (R/W)

**MSIE** Write 1 to enable the machine software interrupt. (R/W)

**UTIE** Write 1 to enable the user timer interrupt. (R/W)

**MTIE** Write 1 to enable the machine timer interrupt. (R/W)


**MXIE** Write 1 to enable the 28 external interrupts. (R/W)

**Register 1.9. mtvec (0x305)**


31	8	7	2	1	0
0x000000			0x00	0x1	
Reset					

**MODE** Represents whether machine mode interrupts are vectored. Only vectored mode **0x1** is available. (RO)

**BASE** Configures the higher 24 bits of trap vector base address aligned to 256 bytes. (R/W)

**Register 1.10. mscratch (0x340)**

**MSCRATCH** Configures machine scratch information for custom use. (R/W)

**Register 1.11. mepc (0x341)**

**MEPC** Configures the machine trap/exception program counter. This is automatically updated with address of the instruction which was about to be executed while CPU encountered the most recent trap. (R/W)

## Register 1.12. mcause (0x342)

31	30	5	4	0
Interrupt Flag		(reserved)		Exception Code
0	0x0000000			0x00
				Reset

**Exception Code** This field is automatically updated with unique ID of the most recent exception or interrupt due to which CPU entered trap. Possible exception IDs are:

- 0x1: PMP instruction access fault
- 0x2: Illegal instruction
- 0x3: Hardware breakpoint/watchpoint or EBREAK
- 0x5: PMP load access fault
- 0x6: Misaligned store address or AMO address
- 0x7: PMP store access or AMO access fault
- 0x8: ECALL from U mode
- 0xb: ECALL from M mode
- Other values: reserved

Note: Exception ID 0x0 (instruction access misaligned) is not present because CPU always masks the lowest bit of the address during instruction fetch.


(R/W)

**Interrupt Flag** This flag is automatically updated when CPU enters trap.

If this is found to be set, indicates that the latest trap occurred due to an interrupt. For exceptions it remains unset.

Note: The interrupt controller is using up IDs in range 1-2, 5-6 and 8-31 for all external interrupt sources. This is different from the RISC-V standard which has reserved IDs in range 0-15 for core local interrupts only. Although local interrupt sources (CLINT) do use the reserved IDs 0, 3, 4 and 7.

(R/W)

**Register 1.13. mtval (0x343)**

**MTVAL** Configures machine trap value. This is automatically updated with an exception dependent data which may be useful for handling that exception.

Data is to be interpreted depending upon exception IDs:

0x1: Faulting virtual address of instruction

0x2: Faulting instruction opcode

0x5: Faulting data address of load operation

0x7: Faulting data address of store operation

Note: The value of this register is not valid for other exception IDs and interrupts.

(R/W)

**Register 1.14. mip (0x344)**

31	<i>MXIP[31:8]</i>								8	7	6	5	4	3	2	1	0		
								<i>MTIP</i>	<i>MXIP[6:5]</i>	<i>UTIP</i>	<i>MSIP</i>	<i>MXIP[2:1]</i>		<i>USIP</i>					
0x0								0x0	0x0	0x0	0x0	0x0	0x0	0x0					Reset

**USIP** Configures the pending status of the user software interrupt.

0: Not pending

1: Pending

(R/W)

**MSIP** Configures the pending status of the machine software interrupt.

0: Not pending

1: Pending

(R/W)

**UTIP** Configures the pending status of the user timer interrupt.

0: Not pending

1: Pending

(R/W)

**MTIP** Configures the pending status of the machine timer interrupt.

0: Not pending

1: Pending

(R/W)

**MXIP** Configures the pending status of the 28 external interrupts.

0: Not pending

1: Pending

(R/W)

**Register 1.15. ustatus (0x300)**

31	<i>(reserved)</i>												5	4	3	1	0	
					<i>UPIE</i>			<i>(reserved)</i>		<i>UIE</i>								
0x0000000					0	0x0	0						Reset					

**UIE** Write 1 to enable the global user mode interrupt. (R/W)

**UPIE** Write 1 to enable the user previous interrupt (before trap). (R/W)

**Register 1.16. uie (0x004)**

31									8	7	6	5	4	3	2	1	0			
										UXIE[31:9]		(reserved)		UXIE[6:5]		UTIE	(reserved)		UXIE[2:1]	USIE
										0x0		0x0	0x0	0x0	0x0	0x0	0x0	Reset		

**USIE** Write 1 to enable the user software interrupt. (R/W)

**UTIE** Write 1 to enable the user timer interrupt. (R/W)

**UXIE** Write 1 to enable the 28 external interrupts delegated to U mode. (R/W)

**Register 1.17. utvec (0x005)**

31							8	7			2	1	0	
								BASE		(reserved)		MODE		
								0x000000		0x00		0x1		Reset

**MODE** Represents if user mode interrupts are vectored. Only vectored mode **0x1** is available. (RO)

**BASE** Configures the higher 24 bits of trap vector base address aligned to 256 bytes. (R/W)

**Register 1.18. uscratch (0x040)**

31																																0	
USCRATCH																																	
0x00000000																																	Reset

**USCRATCH** Configures user scratch information for custom use. (R/W)

**Register 1.19. uepc (0x041)**

31																																0	
UEPC																																	
0x00000000																																	Reset

**UEPC** Configures the user trap program counter. This is automatically updated with address of the instruction which was about to be executed in User mode while CPU encountered the most recent user mode interrupt. (R/W)

**Register 1.20. ucause (0x042)**

Interrupt Flag	(reserved)	Exception Code
31	30	5 4 0
0x00000000		0x00
		Reset

**Interrupt ID** This field is automatically updated with the unique ID of the most recent user mode interrupt due to which CPU entered trap. (R/W)

**Interrupt Flag** This flag would always be set because CPU can only enter trap due to user mode interrupts as exception delegation is unsupported. (R/W)

**Register 1.21. uip (0x044)**

UXIP[31:8]	(reserved)	UXIP[5:4]	UTIP	(reserved)	UXIP[2:1]	USIP			
31	8	7	6	5	4	3	2	1	0
0x0		0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
		Reset							

**USIP** Configures the pending status of the user software interrupt.  
 0: Not pending  
 1: Pending  
 (R/W)

**UTIP** Configures the pending status of the user timer interrupt.  
 0: Not pending  
 1: Pending  
 (R/W)

**UXIP** Configures the pending status of the 28 external interrupts delegated to user mode.  
 0: Not pending  
 1: Pending  
 (R/W)



## Register 1.22. mpcer (0x7E0)

(reserved)											INST_COMP	(BRANCH_TAKEN)	BRANCH	JMP_UNCOND	STORE	LOAD	IDLE	JMP_HAZARD	LD_HAZARD	INST	CYCLE		
31											11	10	9	8	7	6	5	4	3	2	1	0	
0x000											0	0	0	0	0	0	0	0	0	0	0	0	Reset

**INST\_COMP** Count Compressed Instructions. (R/W)

**BRANCH\_TAKEN** Count Branches Taken. (R/W)

**BRANCH** Count Branches. (R/W)

**JMP\_UNCOND** Count Unconditional Jumps. (R/W)

**STORE** Count Stores. (R/W)

**LOAD** Count Loads. (R/W)

**IDLE** Count IDLE Cycles. (R/W)

**JMP\_HAZARD** Count Jump Hazards. (R/W)

**LD\_HAZARD** Count Load Hazards. (R/W)

**INST** Count Instructions. (R/W)

**CYCLE** Count Clock Cycles. Cycle count does not increment during WFI mode.

Note: Each bit selects a specific event for counter to increment. If more than one event is selected and occurs simultaneously, then counter increments by one only.

(R/W)

## Register 1.23. mpcmr (0x7E1)

(reserved)											COUNT_SAT		COUNT_EN	
31											2	1	0	
0											1	1	Reset	

**COUNT\_SAT** Configures counter saturation.

0: Overflow on maximum value

1: Halt on maximum value


(R/W)

**COUNT\_EN** Configures whether to enable the counter.

0: Disable

1: Enable

(R/W)

**Register 1.24. mpccr (0x7E2)**

**MPCCR** Represents the machine performance counter value. (R/W)

## 1.6 Interrupt Controller

### 1.6.1 Features

The interrupt controller allows capturing, masking and dynamic prioritization of interrupt sources routed from peripherals to the RISC-V CPU. It supports:

- Up to 28 external asynchronous interrupts and 4 core local interrupt sources (CLINT) with unique IDs (0-31)
- Configurable via read/write to memory mapped registers
- Delegable to user mode
- 15 levels of priority, programmable for each interrupt
- Support for both level and edge type interrupt sources
- Programmable global threshold for masking interrupts with lower priority
- Interrupts IDs mapped to trap-vector address offsets

For the complete list of interrupt registers and detailed configuration information, please refer to Chapter 9 [Interrupt Matrix \(INTMTX\)](#) > Section 9.4.2.

### 1.6.2 Functional Description

Each interrupt ID has 6 properties associated with it. These properties can be configured for the 28 external interrupts (1-2, 4-5, 8-31), but are static (except mode) for the 4 local CLINT interrupts (0, 3, 4, 7). These properties are as follows:

1. Mode (M/U):

- Determines the mode in which an interrupt is to be serviced.
- Programmed by setting or clearing the corresponding bit in [mideleg](#) CSR.
- If the bit is cleared for an interrupt in [mideleg](#) CSR, then that interrupt will be captured in M mode.
- If the bit is set for an interrupt in [mideleg](#) CSR, then it will be delegated to U mode.

2. Enable State (0-1):

- Determines if an interrupt is enabled to be captured and serviced by the CPU.
- Programmed by writing the corresponding bit in [INTPRI\\_CORE0\\_CPU\\_INT\\_ENABLE\\_REG](#).
- Local CLINT interrupts have the corresponding bits reserved in the memory mapped registers thus they are always enabled at the INTC level.
- An M mode interrupt (external or local) further needs to be unmasked at core level by setting the corresponding bit in [mie](#) CSR.
- A U mode interrupt (external or local) further needs to be unmasked at core level by setting the corresponding bits in [uie](#) CSR.

3. Type (0-1):

- Enables latching the state of an interrupt signal on its rising edge.
- Programmed by writing the corresponding bit in [INTPRI\\_CORE0\\_CPU\\_INT\\_TYPE\\_REG](#).

- An interrupt for which type is kept 0 is referred as a 'level' type interrupt.
- An interrupt for which type is set to 1 is referred as an 'edge' type interrupt.
- Local CLINT interrupts are always 'level' type and thus have the corresponding bits reserved in the above register.

#### 4. Priority (0-15):

- Determines which interrupt, among multiple pending interrupts, the CPU will service first.
- Programmed by writing to the [INTPRI\\_CORE0\\_CPU\\_INT\\_PRI\\_n\\_REG](#) for an external interrupt with particular interrupt ID *n*.
- Enabled external interrupts with priorities less than the threshold value in [INTPRI\\_CORE0\\_CPU\\_INT\\_THRESH\\_REG](#) are masked.
- Priority levels increase from 0 (lowest) to 15 (highest).
- Interrupts with same priority are statically prioritized by their IDs, lowest ID having highest priority.
- Local CLINT interrupts have static priorities associated with them, and thus have the corresponding priority registers to be reserved.
- Local CLINT interrupts cannot be masked using the threshold values for either modes.

#### 5. Pending State (0-1):

- Reflects the captured state of an enabled and unmasked external interrupt signal.
- For each external interrupt ID the corresponding bit in read-only [INTPRI\\_CORE0\\_CPU\\_INT\\_EIP\\_STATUS\\_REG](#) gives its pending state.
- For each interrupt ID (local or external), the corresponding bit in the [mip](#) CSR for M mode interrupts or [uip](#) CSR for U mode interrupts, also gives its pending state.
- A pending interrupt will cause CPU to enter trap if no other pending interrupt has higher priority.
- A pending interrupt is said to be 'claimed' if it preempts the CPU and causes it to jump to the corresponding trap vector address.
- All pending interrupts which are yet to be serviced are termed as 'unclaimed'.

#### 6. Clear State (0-1):

- Toggling this will clear the pending state of claimed edge-type interrupts only.
- Toggled by first setting and then clearing the corresponding bit in [INTPRI\\_CORE0\\_CPU\\_INT\\_CLEAR\\_REG](#).
- Pending state of a level type interrupt is unaffected by this and must be cleared from source.
- Pending state of an unclaimed edge type interrupt can be flushed, if required, by first clearing the corresponding bit in [INTPRI\\_CORE0\\_CPU\\_INT\\_ENABLE\\_REG](#) and then toggling same bit in [INTPRI\\_CORE0\\_CPU\\_INT\\_CLEAR\\_REG](#).

For detailed description of the core local interrupt sources, please refer to Section 1.7.

When CPU services a pending M/U mode interrupt, it:

- saves the address of the current un-executed instruction in [mepc/uepc](#) for resuming execution later.

- updates the value of `mcause/ucause` with the ID of the interrupt being serviced.
- copies the state of `MIE/UIE` into `MPIE/UPIE`, and subsequently clears `MIE/UIE`, thereby disabling interrupts globally.
- enters trap by jumping to a word-aligned offset of the address stored in `mtvec/utvec`.

The word aligned trap address for an M mode interrupt with a certain  $ID = i$  can be calculated as  $(mtvec + 4i)$ . Similarly, the word aligned trap address for a U mode interrupt can be calculated as  $(utvec + 4i)$ .

After jumping to the trap vector for the corresponding mode, the execution flow is dependent on software implementation, although it can be presumed that the interrupt will get handled (and cleared) in some interrupt service routine (ISR) and later the normal execution will resume once the CPU encounters MRET/URET instruction for that mode.

Upon execution of MRET/URET instruction, the CPU:

- copies the state of `MPIE/UPIE` back into `MIE/UIE`, and subsequently clears `MPIE/UPIE`. This means that if previously `MPIE/UPIE` was set, then, after MRET/URET, `MIE/UIE` will be set, thereby enabling interrupts globally.
- jumps to the address stored in `mepc/uepc` and resumes execution.

It is possible to perform software assisted nesting of interrupts inside an ISR as explained in Section 1.6.3.

The below listed points outline the functional behavior of the controller:

- Only if an interrupt has priority higher or equal to the value in the threshold register, will it be reflected in `INTPRI_CORE0_CPU_INT_EIP_STATUS_REG`.
- If an interrupt is visible in `INTPRI_CORE0_CPU_INT_EIP_STATUS_REG` and has yet to be serviced, then it's possible to mask it (and thereby prevent the CPU from servicing it) by either lowering the value of its priority or increasing the global threshold.
- If an interrupt, visible in `INTPRI_CORE0_CPU_INT_EIP_STATUS_REG`, is to be flushed (and prevented from being serviced at all), then it must be disabled (and cleared if it is of edge type).

### 1.6.3 Suggested Operation

#### 1.6.3.1 Latency Aspects

There is latency involved while configuring the Interrupt Controller.

In steady state operation, the Interrupt Controller has a fixed latency of 4 cycles. Steady state means that no changes have been made to the Interrupt Controller registers recently. This implies that any interrupt that is asserted to the controller will take exactly 4 cycles before the CPU starts processing the interrupt. This further implies that CPU may execute up to 5 instructions before the preemption happens.

Whenever any of its registers are modified, the Interrupt Controller enters into transient state, which may take up to 4 cycles for it to settle down into steady state again. During this transient state, the ordering of interrupts may not be predictable, and therefore, a few safety measures need to be taken in software to avoid any synchronization issues.

Also, it must be noted that the Interrupt Controller configuration registers lie in the APB address range, hence any R/W access to these registers may take multiple cycles to complete.

In consideration of above mentioned characteristics, users are advised to follow the sequence described below, whenever modifying any of the Interrupt Controller registers:

1. save the state of [MIE](#) and clear [MIE](#) to 0
2. read-modify-write one or more Interrupt Controller registers
3. execute FENCE instruction to wait for any pending write operations to complete
4. finally, restore the state of [MIE](#)

Due to its critical nature, it is recommended to disable interrupts globally ([MIE=0](#)) beforehand, whenever configuring interrupt controller registers, and then restore [MIE](#) right after, as shown in the sequence above.

After execution of the sequence above, the Interrupt Controller will resume operation in steady state.

### 1.6.3.2 Configuration Procedure

By default, interrupts are disabled globally, since the reset value of [MIE](#) bit in [mstatus](#) is 0. Software must set [MIE=1](#) after initialization of the interrupt stack (including setting [mtvec](#) to the interrupt vector address) is done.

The threshold value for external interrupts in [INTPRI\\_CORE0\\_CPU\\_INT\\_THRESH\\_REG](#) is 0 by default. For priority based masking of interrupts this could be initialized to 1 after CPU comes out of reset. That way all interrupt sources which have default 0 priority are masked.

During normal execution, if an external interrupt  $n$  is to be enabled, the below sequence may be followed:

1. save the state of [MIE](#) and clear [MIE](#) to 0
2. depending upon the type of the interrupt (edge/level), set/unset the  $n$ th bit of [INTPRI\\_CORE0\\_CPU\\_INT\\_TYPE\\_REG](#)
3. set the priority by writing a value to [INTPRI\\_CORE0\\_CPU\\_INT\\_PRI\\_n\\_REG](#) in range 1 (lowest) to 15 (highest)
4. set the  $n$ th bit of [INTPRI\\_CORE0\\_CPU\\_INT\\_ENABLE\\_REG](#)
5. execute FENCE instruction
6. restore the state of [MIE](#)

When one or more interrupts become pending, the CPU acknowledges (claims) the interrupt with the highest priority and jumps to the trap vector address corresponding to the interrupt's ID. Software implementation may read [mcause](#) to infer the type of trap ([mcause\(31\)](#) is 1 for interrupts and 0 for exceptions) and then the ID of the interrupt ([mcause\(4-0\)](#) gives ID of interrupt or exception). This inference may not be necessary if each entry in the trap vector are jump instructions to different trap handlers. Ultimately, the trap handler(s) will redirect execution to the appropriate ISR for this interrupt.

Upon entering into an ISR, software must toggle the  $n$ th bit of [INTPRI\\_CORE0\\_CPU\\_INT\\_CLEAR\\_REG](#) if the interrupt is of edge type, or clear the source of the interrupt if it is of level type.

Software may also update the value of [INTPRI\\_CORE0\\_CPU\\_INT\\_THRESH\\_REG](#) and program [MIE=1](#) for allowing higher priority interrupts to preempt the current ISR (nesting), however, before doing so, all the state CSRs must be saved ([mepc](#), [mstatus](#), [mcause](#), etc.) since they will get overwritten due to occurrence of such an interrupt. Later, when exiting the ISR, the values of these CSRs must be restored.

Finally, after the execution returns from the ISR back to the trap handler, MRET instruction is used to resume normal execution.

Later, if the  $n$  interrupt is no longer needed and needs to be disabled, the following sequence may be followed:

1. save the state of MIE and clear MIE to 0
2. check if the interrupt is pending in `INTPRI_CORE0_CPU_INT_EIP_STATUS_REG`
3. set/unset the  $n$ th bit of `INTPRI_CORE0_CPU_INT_ENABLE_REG`
4. if the interrupt is of edge type and was found to be pending in step 2 above,  $n$ th bit of `INTPRI_CORE0_CPU_INT_CLEAR_REG` must be toggled, so that its pending status gets flushed
5. execute FENCE instruction
6. restore the state of MIE

Above is only a suggested scheme of operation. Actual software implementation may vary.

### 1.6.4 Register Summary

For the complete list of interrupt registers and configuration information, please refer to Chapter 9 *Interrupt Matrix (INTMTX)* > Section 9.4.2.

### 1.6.5 Register Description

For the complete list of interrupt registers and configuration information, please refer to Chapter 9 *Interrupt Matrix (INTMTX)* > Section 9.4.2.

## 1.7 Core Local Interrupts (CLINT)

### 1.7.1 Overview

The CPU supports 4 local level-type interrupt sources with static priorities as shown below.

**Table 1-4. Core Local Interrupt (CLINT) Sources**

ID	Description	Priority
0	U mode software interrupt	1
3	M mode software interrupt	3
4	U mode timer interrupt	0
7	M mode timer interrupt	2

These interrupt sources have reserved IDs and fixed priorities which cannot be masked via the interrupt controller threshold registers for either modes.

Two of these interrupts (0 and 4) are by-default delegated to U mode as per the reset values of corresponding bits in [mideleg](#) CSR.

It must be noted that regardless of the fixed priority of CLINT interrupts, pending external interrupt sources always have higher priority over CLINT sources.

### 1.7.2 Features

- 4 local level-type interrupt sources with static priorities and IDs
- Memory mapped configuration and status registers
- Support for interrupts in both M and U modes
- 64-bit timer with interrupt with overflow flag
- Software interrupts

### 1.7.3 Software Interrupt

M and U mode software interrupt sources are controlled by setting or clearing the memory mapped registers [MSIP](#) and [USIP](#), respectively.

The [MSIE/USIE](#) bit must be set in [mie/uiie](#) CSR for enabling the interrupt at core level for a particular mode.

Pending state of this interrupt can be checked for either mode by reading the corresponding bit [MSIP/USIP](#) in [mip/uiip](#) CSR.

Note that by default U mode software interrupt with ID 0 has the corresponding bit set in [mideleg](#) CSR. This bit can be toggled for using the interrupt in M mode instead. Similarly the bit corresponding to M mode software interrupt can be set for using it in U mode.

### 1.7.4 Timer Counter and Interrupt

The CPU provides a local memory-mapped 64-bit wide M mode timer counter register [MTIME](#) which has both read/write access. The timer counter can be enabled by setting the [MTCE](#) bit in [MTIMECTL](#).



A read-only memory mapped [UTIME](#) is also provided for reading the timer counter from U mode, although it always reflects the same value as in the corresponding M mode counter [MTIME](#) register.

Timer interrupt for M/U mode is enabled by setting the [MTIE/UTIE](#) bit in [MTIMECTL/UTIMECTL](#). Also, the [MTIE/UTIE](#) bit must be set in [mie](#) CSR for enabling the interrupt at core level for a particular mode.

Interrupt for M/U mode is asserted when the 64b timer value exceeds the 64b timer-compare value programmed in [MTIMECMP/UTIMECMP](#).

Pending state of M/U mode timer interrupt is reflected as the read-only [MTIP/UTIP](#) bit in [MTIMECTL/UTIMECTL](#).

For de-asserting the pending timer interrupt in M/U mode, either the [MTIE/UTIE](#) bit has to be cleared or the value of the [MTIMECMP/UTIMECMP](#) register needs to be updated.

Pending state of this interrupt can be checked at core level for either mode by reading the corresponding bit [MTIP/UTIP](#) in [mip/uip](#).

Upon overflow of the 64b timer counter, the [MTOF/UTOF](#) bit in [MTIMECTL/UTIMECTL](#) gets set. It can be cleared after appropriate handling of the overflow situation.

Note that by default U mode timer interrupt with ID 4 has the corresponding bit set in [mideleg](#) CSR. This bit can be toggled for using the interrupt in M mode instead. Similarly the bit corresponding to M mode timer interrupt can be set for using it in U mode.

### 1.7.5 Register Summary

The addresses in this section are relative to CPU sub-system base address provided in Figure 4-1 in Chapter 4 *System and Memory*.

Name	Description	Address	Access
<a href="#">MSIP</a>	Core local machine software interrupt pending register	0x1800	R/W
<a href="#">MTIMECTL</a>	Core local machine timer interrupt control/status register	0x1804	R/W
<a href="#">MTIME</a>	64b core local timer counter value	0x1808	R/W
<a href="#">MTIMECMP</a>	64b core local machine timer compare value	0x1810	R/W
<a href="#">USIP</a>	Core local user software interrupt pending register	0x1C00	R/W
<a href="#">UTIMECTL</a>	Core local user timer interrupt control/status register	0x1C04	R/W
<a href="#">UTIME</a>	Read-only 64b core local timer counter value	0x1C08	RO
<a href="#">UTIMECMP</a>	64b core local user timer compare value	0x1C10	R/W

### 1.7.6 Register Description

The addresses in this section are relative to CPU subsystem base address provided in Figure 4-1 in Chapter 4 *System and Memory*.

**Register 1.25. MSIP (0x1800)**

31	<i>(reserved)</i>	1	0	<i>MSIP</i>
0x00000000				0 Reset

**MSIP** Configures the pending status of the machine software interrupt.

0: Not pending

1: Pending

(R/W)

**Register 1.26. MTIMECTL (0x1804)**

31	<i>(reserved)</i>	4	3	2	1	0	<i>MTOF MTIP MTIE MTCE</i>
0x00000000							0 0 0 0 Reset

**MTCE** Configures whether to enable the CLINT timer counter.

0: Not enable

1: Enable

(R/W)

**MTIE** Write 1 to enable the machine timer interrupt. (R/W)

**MTIP** Represents the pending status of the machine timer interrupt.

0: Not pending

1: Pending


(RO)

**MTOF** Configures whether the machine timer overflows.


0: Not overflow

1: Overflow


(R/W)

**Register 1.27. MTIME (0x1808)**

**MTIME** Configures the 64-bit CLINT timer counter value. (R/W)

**Register 1.28. MTIMECMP (0x1810)**

**MTIMECMP** Configures the 64-bit machine timer compare value. (R/W)

**Register 1.29. USIP (0x1C00)**


**USIP** Configures the pending status of the user software interrupt.

0: Not pending

1: Pending

(R/W)

**Register 1.30. UTIMECTL (0x1C04)**



**UTIE** Write 1 to enable the user timer interrupt. (R/W)

**UTIP** Represents the pending status of the user timer interrupt. (RO)



**UTOF** Configures whether the user timer overflows.

0: Not overflow

1: Overflow



(R/W)

**Register 1.31. UTIME (0x1C08)**



**UTIME** Represents the read-only 64-bit CLINT timer counter value. (RO)

**Register 1.32. UTIMECMP (0x1C10)**



**UTIMECMP** Configures the 64-bit user timer compare value. (R/W)

## 1.8 Physical Memory Protection

### 1.8.1 Overview

The CPU core includes a Physical Memory Protection (PMP) unit fully compliant to **RISC-V Instruction Set Manual, Volume II: Privileged Architecture, Version 1.10**, which can be used by software to set memory access privileges (read, write and execute permissions) for required memory regions. In addition to standard PMP checks, CPU core also implements custom Physical Memory Attributes (PMA) checkers to provide additional permission checks based on pre-defined attributes.

### 1.8.2 Features

The PMP unit can be used to restrict access to physical memory. It supports 16 regions and a minimum granularity of 4 bytes. Maximum supported NAPOT range is 4 GB.

### 1.8.3 Functional Description

Software can program the PMP unit's configuration and address registers in order to contain faults and support secure execution. PMP CSRs can only be programmed in machine-mode. Once the PMP unit is enabled by configuring PMP CSRs, write, read and execute permission checks are applied to all the accesses in user-mode as per programmed values of enabled 16 `pmpcfgX` and `pmpaddrX` registers (refer to the Register summary [Register Summary](#)).

By default, PMP grants permission to all accesses in machine-mode and revokes permission of all access in user-mode. This implies that it is mandatory to program the address range and valid permissions in `pmpcfg` and `pmpaddr` registers (refer to the Register summary [Register Summary](#)) for any valid access to pass through in user-mode. However, it is not required for machine-mode as PMP permits all accesses to go through by default. In cases where PMP checks are also required in machine-mode, software can set the lock bit of required PMP entry to enable permission checks on it. Once the lock bit is set, it can only be cleared through CPU reset.

When any instruction is being fetched from a memory region without execute permissions, an exception is generated at processor level and exception cause is set as instruction access fault in `mcause` CSR. Similarly, any load/store access without valid read/write permissions, will result in an exception generation with `mcause` updated as load access and store access fault respectively. In case of load/store access faults, violating address is captured in `mtval` CSR.

## 1.8.4 Register Summary

Below is a list of PMP CSRs supported by the CPU. These are only accessible from machine mode.

Name	Description	Address	Access
<a href="#">pmpcfg0</a>	Physical memory protection configuration.	0x3A0	R/W
<a href="#">pmpcfg1</a>	Physical memory protection configuration.	0x3A1	R/W
<a href="#">pmpcfg2</a>	Physical memory protection configuration.	0x3A2	R/W
<a href="#">pmpcfg3</a>	Physical memory protection configuration.	0x3A3	R/W
<a href="#">pmpaddr0</a>	Physical memory protection address register.	0x3B0	R/W
<a href="#">pmpaddr1</a>	Physical memory protection address register.	0x3B1	R/W
<a href="#">pmpaddr2</a>	Physical memory protection address register.	0x3B2	R/W
<a href="#">pmpaddr3</a>	Physical memory protection address register.	0x3B3	R/W
<a href="#">pmpaddr4</a>	Physical memory protection address register.	0x3B4	R/W
<a href="#">pmpaddr5</a>	Physical memory protection address register.	0x3B5	R/W
<a href="#">pmpaddr6</a>	Physical memory protection address register.	0x3B6	R/W
<a href="#">pmpaddr7</a>	Physical memory protection address register.	0x3B7	R/W
<a href="#">pmpaddr8</a>	Physical memory protection address register.	0x3B8	R/W
<a href="#">pmpaddr9</a>	Physical memory protection address register.	0x3B9	R/W
<a href="#">pmpaddr10</a>	Physical memory protection address register.	0x3BA	R/W
<a href="#">pmpaddr11</a>	Physical memory protection address register.	0x3BB	R/W
<a href="#">pmpaddr12</a>	Physical memory protection address register.	0x3BC	R/W
<a href="#">pmpaddr13</a>	Physical memory protection address register.	0x3BD	R/W
<a href="#">pmpaddr14</a>	Physical memory protection address register.	0x3BE	R/W
<a href="#">pmpaddr15</a>	Physical memory protection address register.	0x3BF	R/W

## 1.8.5 Register Description

PMP unit implements all [pmpcfg0-3](#) and [pmpaddr0-15](#) CSRs as defined in **RISC-V Instruction Set Manual Volume II: Privileged Architecture, Version 1.10**.

## 1.9 Physical Memory Attribute (PMA) Checker

### 1.9.1 Overview

CPU core also implements custom Physical Memory Attributes Checker (PMAC) to provide additional permission checks based on pre-defined memory type configured through custom CSRs.

### 1.9.2 Features

PMAC supports below features:

- Configurable memory type for defined memory regions
- Configurable attribute for defined memory regions

### 1.9.3 Functional Description

Software can program the PMAC unit's configuration and address registers in order to avoid faults due to access to invalid memory regions. PMAC CSRs can only be programmed in machine-mode. Once enabled, write, read and execute permission checks are applied to all the accesses irrespective of privilege mode as per programmed values of enabled 16 `pma_cfgX` and `pma_addrX` registers (refer to the Register summary [Register Summary](#)). Access to entries marked as invalid memory types will result in fetch fault or load/store fault exception, as the case may be.

Exception generation and handling for PMAC related faults will be handled in similar way to PMP checks. When any instruction is being fetched from a memory region configured as null or invalid memory region, an exception is generated at processor level and exception cause is set as instruction access fault in `mcause` CSR. Similarly, any load/store access to null or invalid memory region, will result in an exception generation with `mcause` updated as load access and store access fault respectively. In case of load/store access faults, violating address is captured in `mtval` CSR. For the PMAC entries configured as valid memory, the handling is same as for PMP checks.

A lock bit per entry is also provided in case software wants to disable programming of PMAC registers. Once the lock bit in any `pma_cfgX` register is set, respective `pma_cfgX` and `pma_addrX` registers can not be programmed further, unless a CPU reset cycle is applied.

A 4-bit field in PMAC CSRs is also provided to define attributes for memory regions. These bits are not used internally by CPU core for any purpose. Based on address match, these attributes are provided on load/store interface as side-band signals and are used by cache controller block for its internal operation.

## 1.9.4 Register Summary

Below is a list of PMA CSRs supported by the CPU. These are only accessible from machine-mode:

Name	Description	Address	Access
pma_cfg0	Physical Memory Attribute configuration	0xBC0	R/W
pma_cfg1	Physical Memory Attribute configuration	0xBC1	R/W
pma_cfg2	Physical Memory Attribute configuration	0xBC2	R/W
pma_cfg3	Physical Memory Attribute configuration	0xBC3	R/W
pma_cfg4	Physical Memory Attribute configuration	0xBC4	R/W
pma_cfg5	Physical Memory Attribute configuration	0xBC5	R/W
pma_cfg6	Physical Memory Attribute configuration	0xBC6	R/W
pma_cfg7	Physical Memory Attribute configuration	0xBC7	R/W
pma_cfg8	Physical Memory Attribute configuration	0xBC8	R/W
pma_cfg9	Physical Memory Attribute configuration	0xBC9	R/W
pma_cfg10	Physical Memory Attribute configuration	0xBCA	R/W
pma_cfg11	Physical Memory Attribute configuration	0xBCB	R/W
pma_cfg12	Physical Memory Attribute configuration	0xBCC	R/W
pma_cfg13	Physical Memory Attribute configuration	0xBCD	R/W
pma_cfg14	Physical Memory Attribute configuration	0xBCE	R/W
pma_cfg15	Physical Memory Attribute configuration	0xBCF	R/W
pma_addr0	Physical Memory Attribute address register	0xBD0	R/W
pma_addr1	Physical Memory Attribute address register	0xBD1	R/W
pma_addr2	Physical Memory Attribute address register	0xBD2	R/W
pma_addr3	Physical Memory Attribute address register	0xBD3	R/W
pma_addr4	Physical Memory Attribute address register	0xBD4	R/W
pma_addr5	Physical Memory Attribute address register	0xBD5	R/W
pma_addr6	Physical Memory Attribute address register	0xBD6	R/W
pma_addr7	Physical Memory Attribute address register	0xBD7	R/W
pma_addr8	Physical Memory Attribute address register	0xBD8	R/W
pma_addr9	Physical Memory Attribute address register	0xBD9	R/W
pma_addr10	Physical Memory Attribute address register	0xBDA	R/W
pma_addr11	Physical Memory Attribute address register	0xBDB	R/W
pma_addr12	Physical Memory Attribute address register	0xBDC	R/W
pma_addr13	Physical Memory Attribute address register	0xBDD	R/W
pma_addr14	Physical Memory Attribute address register	0xBDE	R/W
pma_addr15	Physical Memory Attribute address register	0xBDF	R/W



## 1.9.5 Register Description

Register 1.33. pma\_cfgX (0xBC0-0xBCF)

A		LOCK		reserved		ATTRIBUTE						reserved						READ		WRITE		EXECUTE		reserved		TYPE					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2		0		0		0						0						0		0		0		0		0		0			

Reset

**A** Configures address type. The functionality is the same as pmpcfg register's A field. (R/W)

0x0: OFF

0x1: TOR

0x2: NA4

0x3: NAPOT

**LOCK** Configures whether to lock the corresponding pma\_cfgX and pma\_addrX. (R/W)

0: Not locked

1: Locked. The write permission to the corresponding pma\_cfgX and pma\_addrX is revoked.

It can only be unlocked by core reset.

**ATTRIBUTE** Configures the values to be driven on DRAM attribute ports. (R/W)

**READ** Configures read-permission for the corresponding region.

0: Read not allowed

1: Read allowed

(R/W)

**WRITE** Configures write-permission for the corresponding region.

0: Write not allowed

1: Write allowed

(R/W)

**EXECUTE** Configures execute-permission for the corresponding region.

0: Execution not allowed

1: Execution allowed

(R/W)

**TYPE** Configures region type. (R/W)

0x0: Invalid memory region (RWX access will be treated as 0, even if programmed to 1)

0x1: Valid memory region (Programmed RWX access will be applicable)

Register 1.34. pma\_addrX (0xBD0-0xBDF)

ADDR																															
31																															0
0																															

Reset

**ADDR** Configures address. The functionality is same as pmpaddr register. (R/W)

## 1.10 Debug

### 1.10.1 Overview

This section describes how to debug software running on HP and LP CPU cores. Debug support is provided through standard JTAG pins and complies to RISC-V External Debug Support Specification Version 0.13.

Figure 1-2 below shows the main components of External Debug Support.




Figure 1-2. Debug System Overview

The user interacts with the Debug Host (e.g. laptop), which is running a debugger (e.g. gdb). The debugger communicates with a Debug Translator (e.g. OpenOCD, which may include a hardware driver) to communicate with Debug Transport Hardware (e.g. ESP-Prog adapter). The Debug Transport Hardware connects the Debug Host to the ESP-RISC-V Core's Debug Transport Module (DTM) through standard JTAG interface. The DTM provides access to the Debug Module (DM) using the Debug Module Interface (DMI).

The DM allows the debugger to halt selected cores. Abstract commands provide access to GPRs (general purpose registers). The Program Buffer allows the debugger to execute arbitrary code on the core, which allows

access to additional CPU core state. Alternatively, additional abstract commands can provide access to additional CPU core state. ESP-RISC-V core contains Trigger Module supporting 4 triggers. When trigger conditions are met, core will halt spontaneously and inform the debug module that they have halted.

System bus access block allows memory and peripheral register access without using the core.

## 1.10.2 Features

Basic debug functionality supports below features:

- Provides necessary information about the implementation to the debugger.
- Allows the CPU core to be halted and resumed.
- CPU core registers (including CSRs) can be read/written by debugger.
- CPU can be debugged from the first instruction executed after reset.
- CPU core can be reset through debugger.
- CPU can be halted on software breakpoint (planted breakpoint instruction).
- Hardware single-stepping.
- Execute arbitrary instructions in the halted CPU by means of the program buffer. 16-word program buffer is supported.
- System bus access is supported through word aligned address access.
- Supports four Hardware Triggers (can be used as breakpoints/watchpoints) as described in Section 1.11.
- Supports LP core debug.
- Supports cross-triggering between HP and LP core.

## 1.10.3 Functional Description

As mentioned earlier, Debug Scheme conforms to RISC-V External Debug Support Specification Version 0.13. Please refer to the specification for functional operation details.

## 1.10.4 JTAG Control

Standard JTAG interface is the only way for DTM to access DM. The hardware provides two JTAG methods: PAD\_to\_JTAG and USB\_to\_JTAG.

- PAD\_to\_JTAG : means that the JTAG's signal source comes from IO.
- USB\_to\_JTAG : means that the JTAG's signal source comes from USB Serial/JTAG Controller.

Which JTAG method to use depends on many factors. The following table shows the configuration method.

Temporary disable JTAG 3,4	EFUSE_DIS_USB_JTAG 4	EFUSE_DIS_USB_SERIAL_JTAG 4	EFUSE_DIS_PAD_JTAG 4	EFUSE_JTAG_SEL_ENABLE 4	Strapping Pin GPIO15 5	USB JTAG Status	PAD JTAG Status
0	0	0	0	0	x 2	Available 1	Unavailable 1

Temporary disable JTAG 3	EFUSE_DIS_USB_JTAG 4	EFUSE_DIS_USB_SERIAL_JTAG 4	EFUSE_DIS_PAD_JTAG 4	EFUSE_JTAG_SEL_ENABLE 4	Strapping Pin GPIO15 5	USB JTAG Status	PAD JTAG Status
0	0	0	0	1	1	Available	Unavailable
0	0	0	0	1	0	Unavailable	Available
0	0	1	0	x	x	Unavailable	Available
0	1	0	0	x	x	Unavailable	Available
0	1	1	0	x	x	Unavailable	Available
0	0	0	1	x	x	Available	Unavailable
0	0	1	1	x	x	Unavailable	Unavailable
0	1	0	1	x	x	Unavailable	Unavailable
0	1	1	1	x	x	Unavailable	Unavailable
1	x	x	x	x	x	Unavailable	Unavailable

**Note:**

1. Available: the corresponding JTAG function is available.  
Unavailable: the corresponding JTAG function is not available.
2. x: do not care.
3. "Temporary disable JTAG" means that if there are an even number of bits "1" in EFUSE\_SOFT\_DIS\_JTAG[2:0], the JTAG function is turned on (the corresponding value in the table is 1), otherwise it is turned off (the corresponding value in the table is 0). However, under certain special conditions of the HMAC Accelerator in ESP32-C6, the JTAG function may be turned on even if there is an odd number of bits "1" in EFUSE\_SOFT\_DIS\_JTAG[2:0]. For information on how HMAC affects JTAG functionality, please refer to Chapter [HMAC Accelerator](#).
4. Please refer to Chapter [eFuse Controller](#) to get more information about eFuse.
5. Please refer to [Chip Boot Control](#) to get more information about the strapping pin GPIO15.

### 1.10.5 Register Summary

Below is the list of Debug CSRs supported by ESP-RISC-V CPU core:

Name	Description	Address	Access
<a href="#">dcsr</a>	Debug Control and Status	0x7B0	R/W
<a href="#">dpc</a>	Debug PC	0x7B1	R/W
<a href="#">dscratch0</a>	Debug Scratch Register 0	0x7B2	R/W
<a href="#">dscratch1</a>	Debug Scratch Register 1	0x7B3	R/W

All the debug module registers are implemented in conformance to the specification RISC-V External Debug Support Version 0.13. Please refer to it for more details.

### 1.10.6 Register Description

Below are the details of Debug CSRs supported by ESP-RISC-V core:

### Register 1.35. dcsr (0x7B0)

xdebugver				reserved										ebreakm				reserved				ebreaku				reserved				stopcount				stoptime				cause				reserved				step		prv		Reset
31	28	27					16	15	14	13	12	11	10	9	8		6	5			3	2	1	0																										
4				0										0				0				0				0				0				0				0		0										

**xdebugver** Represents the debug version.

4: External debug support exists  
(RO)

**ebreakm** When 1, ebreak instructions in Machine Mode enter Debug Mode. (R/W)

**ebreaku** When 1, ebreak instructions in User/Application Mode enter Debug Mode. (R/W)

**stopcount** This feature is not implemented. Debugger will always read this bit as 0. (RO)

**stoptime** This feature is not implemented. Debugger will always read this bit as 0. (RO)

**cause** Explains why Debug Mode was entered. When there are multiple reasons to enter Debug Mode in a single cycle, the cause with the highest priority number is the one written.

1: An ebreak instruction was executed. (priority 3)  
2: The Trigger Module caused a halt. (priority 4)  
3: haltreq was set. (priority 2)  
4: The CPU core single stepped because step was set. (priority 1)  
Other values are reserved for future use.  
(RO)

**step** When set and not in Debug Mode, the core will only execute a single instruction and then enter Debug Mode.


If the instruction does not complete due to an exception, the core will immediately enter Debug Mode before executing the trap handler, with appropriate exception registers set.  
Setting this bit does not mask interrupts. This is a deviation from the RISC-V External Debug Support Specification Version 0.13.  
(R/W)

**prv** Contains the privilege level the core was operating in when Debug Mode was entered. A debugger can change this value to change the core's privilege level when exiting Debug Mode. Only **0x3** (machine mode) and **0x0** (user mode) are supported. (R/W)


### Register 1.36. dpc (0x7B1)

dpc																																Reset
31																															0	
0																																

**dpc** Upon entry to debug mode, dpc is written with the virtual address of the instruction that encountered the exception. When resuming, the CPU core's PC is updated to the virtual address stored in dpc. A debugger may write dpc to change where the CPU resumes. (R/W)

**Register 1.37. dscratch0 (0x7B2)**

**dscratch0** Used by Debug Module internally. (R/W)

**Register 1.38. dscratch1 (0x7B3)**

**dscratch1** Used by Debug Module internally. (R/W)

## 1.11 Hardware Trigger

### 1.11.1 Features

Hardware Trigger module provides breakpoint and watchpoint capability for debugging. It includes the following features:

- 4 independent trigger units
- each unit can be configured for matching the address of program counter or load-store accesses
- can preempt execution by causing breakpoint exception
- can halt execution and transfer control to debugger
- support NAPOT (naturally aligned power-of-two regions) address encoding

### 1.11.2 Functional Description

The Hardware Trigger module provides four CSRs, which are listed under Section [register summary](#). Among these, [tdata1](#) and [tdata2](#) are abstract CSRs, which means they are shadow registers for accessing internal registers for each of the four trigger units, one at a time.

To choose a particular trigger unit write the index (0-3) of that unit into [tselect](#) CSR. When [tselect](#) is written with a valid index, the abstract CSRs [tdata1](#) and [tdata2](#) are automatically mapped to reflect internal registers of that trigger unit. Each trigger unit has two internal registers, namely [mcontrol](#) and [maddress](#), which are mapped to [tdata1](#) and [tdata2](#), respectively.

Writing larger than allowed indexes to [tselect](#) will clip the written value to the largest valid index, which can be read back. This property may be used for enumerating the number of available triggers during initialization or when using a debugger.

Since software or debugger may need to know the type of the selected trigger to correctly interpret [tdata1](#) and [tdata2](#), the 4 bits (31-28) of [tdata1](#) encodes the type of the selected trigger. This type field is read-only and always provides a value of 0x2 for every trigger, which stands for match type trigger, hence, it is inferred that [tdata1](#) and [tdata2](#) are to be interpreted as [mcontrol](#) and [maddress](#). The information regarding other possible values can be found in the specification RISC-V External Debug Support Version 0.13, but this trigger module only supports type 0x2.

Once a trigger unit has been chosen by writing its index to [tselect](#), it will become possible to configure it by setting the appropriate bits in [mcontrol](#) CSR ([tdata1](#)) and writing the target address to [maddress](#) CSR ([tdata2](#)).

Each trigger unit can be configured to either cause breakpoint exception or enter debug mode, by writing to the action field of [mcontrol](#). This bit can only be written from debugger, thus by default a trigger, if enabled, will cause breakpoint exception.

[mcontrol](#) for each trigger unit has a [hit](#) bit which may be read, after CPU halts or enters exception, to find out if this was the trigger unit that fired. This bit is set as soon as the corresponding trigger fires, but it has to be manually cleared before resuming operation. Although, failing to clear it does not affect normal execution in any way.

Each trigger unit only supports match on address, although this address could either be that of a load/store access or the virtual address of an instruction. The address and size of a region are specified by writing to [maddress](#) ([tdata2](#)) CSR for the selected trigger unit. Larger than 1 byte region sizes are specified through NAPOT

(naturally aligned power-of-two) encoding (see Table 1-10) and enabled by setting match bit in mcontrol. Note that for NAPOT encoded addresses, by definition, the start address is constrained to be aligned to (i.e. an integer multiple of) the region size.

**Table 1-10. NAPOT encoding for maddress**

maddress(31-0)	Start Address	Size (bytes)
aaa...aaaaaaaa0	aaa...aaaaaaaa0	2
aaa...aaaaaaaa01	aaa...aaaaaaaa00	4
aaa...aaaaaaaa011	aaa...aaaaaaaa000	8
aaa...aaaaaa0111	aaa...aaaaaa0000	16
...		
a01...1111111111	a00...0000000000	$2^{31}$

tcontrol CSR is common to all trigger units. It is used for preventing triggers from causing repeated exceptions in machine-mode while execution is happening inside a trap handler. This also disables breakpoint exceptions inside ISRs by default, although, it is possible to manually enable this right before entering an ISR, for debugging purposes. This CSR is not relevant if a trigger is configured to enter debug mode.

### 1.11.3 Trigger Execution Flow

When hart is halted and enters debug mode due to the firing of a trigger (*action* = 1):

- *dpc* is set to current PC (in decode stage)
- *cause* field in *dcsr* is set to 2, which means halt due to trigger
- *hit* bit is set to 1, corresponding to the trigger(s) which fired

When hart goes into trap due to the firing of a trigger (*action* = 0) :

- *mepc* is set to current PC (in decode stage)
- *mcause* is set to 3, which means breakpoint exception
- *mpte* is set to the value in *mte* right before trap
- *mte* is set to 0
- *hit* bit is set to 1, corresponding to the trigger(s) which fired

*Note: If two different triggers fire at the same time, one with action = 0 and another with action = 1, then hart is halted and enters debug mode.*

### 1.11.4 Register Summary

Below is a list of Trigger Module CSRs supported by the CPU. These are only accessible from machine-mode.

Name	Description	Address	Access
tselect	Trigger Select Register	0x7A0	R/W
tdata1	Trigger Abstract Data 1	0x7A1	R/W
tdata2	Trigger Abstract Data 2	0x7A2	R/W
tcontrol	Global Trigger Control	0x7A5	R/W



### 1.11.5 Register Description

#### Register 1.39. tselect (0x7A0)

30	(reserved)		2	1	0	
0x00000000					0x0	Reset

**tselect** Configures the index (0-3) of the selected trigger unit. (R/W)

#### Register 1.40. tdata1 (0x7A1)

31	28	27	26	data		0	
type		dmode					
0x2		0		0x3e00000			Reset

**type** Represents the trigger type. This field is reserved since only match type (0x2) triggers are supported. (RO)

**dmode** This is set to 1 if a trigger is being used by the debugger.

0: Both Debug and M mode can write the tdata1 and tdata2 registers at the selected tselect.

1: Only Debug Mode can write the tdata1 and tdata2 registers at the selected tselect. Writes from other modes are ignored.

Note: Only writable from debug mode.

(R/W)

**data** Configures the abstract tdata1 content. This will always be interpreted as fields of **mcontrol** since only match type (0x2) triggers are supported. (R/W)

#### Register 1.41. tdata2 (0x7A2)

31	tdata2		0	
0x00000000				Reset

**tdata2** Configures the abstract tdata2 content. This will always be interpreted as **maddress** since only match type (0x2) triggers are supported. (R/W)

## Register 1.42. tcontrol (0x7A5)

31	(reserved)						8	7	6	(reserved)		1	0	
0x000000								0	0x00		0	Reset		

**mpte** Configures whether to enable the machine mode previous trigger.

When CPU is taking a machine mode trap, the value of **mte** is automatically pushed into this.

When CPU is executing MRET, its value is popped back into **mte**, so this becomes 0.

(R/W)

**mte** Configures whether to enable the machine mode trigger.

When CPU is taking a machine mode trap, its value is automatically pushed into **mpte**, so this becomes 0 and triggers with **action=0** are disabled globally.

When CPU is executing MRET, the value of **mpte** is automatically popped back into this.

(R/W)

**Register 1.43. mcontrol (0x7A1)**

(reserved)	dmode	(reserved)	hit	(reserved)	action	(reserved)	match	m	(reserved)	u	execute	store	load							
31	28	27	26	21	20	19	16	15	12	11	10	7	6	5	4	3	2	1	0	
0x2		0		0x1f		0		0		0		0		0		0		0		Reset

**dmode** Same as `dmode` in `tdata1`. (RW \*)

**hit** This is found to be 1 if the selected trigger had fired previously. This bit is to be cleared manually. (R/W)

**action** Configures the selected trigger to perform one of the available actions when firing. Valid options are:

0x0: cause breakpoint exception.

0x1: enter debug mode (only valid when `dmode` = 1)

Note: Writing an invalid value will set this to the default value 0x0.

(R/W)

**match** Configures the selected trigger to perform one of the available matching operations on a data/instruction address. Valid options are:

0x0: exact byte match, i.e. address corresponding to one of the bytes in an access must match the value of `maddress` exactly.

0x1: NAPOT match, i.e. at least one of the bytes of an access must lie in the NAPOT region specified in `maddress`.

Note: Writing a larger value will clip it to the largest possible value 0x1.

(R/W)


**m** Set this for enabling selected trigger to operate in machine mode. (R/W)

**u** Set this for enabling selected trigger to operate in user mode. (R/W)

**execute** Set this for configuring the selected trigger to fire right before an instruction with matching virtual address is executed by the CPU. (R/W)

**store** Set this for configuring the selected trigger to fire right before a store operation with matching data address is executed by the CPU. (R/W)

**load** Set this for configuring the selected trigger to fire right before a load operation with matching data address is executed by the CPU. (R/W)

**Register 1.44. maddress (0x7A2)**

**maddress** Configures the address used by the selected trigger when performing match operation. This is decoded as NAPOT when `match=1` in `mcontrol`. (R/W)

## 1.12 Trace

### 1.12.1 Overview

In order to support non-intrusive software debug, the CPU core provides an instruction trace interface which provides relevant information for offline debug purpose. This interface provides relevant information to Trace Encoder block, which compresses the information and stores in memory allocated for it. Software decoders can read this information from trace memory without interrupting the CPU core and re-generate the actual program execution by the CPU core.

### 1.12.2 Features

The CPU core supports instruction trace feature and provides below information to Trace Encoder as mandated in RISC-V Processor Trace Version 1.0:

- Number of instructions being retired.
- Occurrence of exception and interrupt along with cause and trap values.
- Current privilege level of hart.
- Instruction type of retired instructions for jumps, branches and return.
- Instruction address for instructions retired before and after program counter changes.

### 1.12.3 Functional Description

ESP-RISC-V CPU core implements mandatory instruction delta tracing, also known as branch tracing. It works by tracking execution from a known start address by sending information about deltas taken by a program. Deltas are typically introduced by jump, call, return, branch type instructions and also by interrupts and exceptions. All such deltas along with additional details about cause and actual instructions/addresses are communicated over high bandwidth instruction trace interface output from the core. Trace Encoder operates on the information on this trace interface and compresses the information for storage in memory for offline debug by a decoder. More information about the encoding is available in [Chapter 2 RISC-V Trace Encoder \(TRACE\)](#).

The core does not have any internal registers to provide control over instruction trace interface. All register controls are available in [2 RISC-V Trace Encoder \(TRACE\)](#) block.

## 1.13 Debug Cross-Triggering

### 1.13.1 Overview

In a multi-core system, when the debugging software is running on a given core, it is useful that the other cores do not change the state of the system. This requirement is addressed by synchronous halt and resume. It is important that halt/resume information is communicated as quickly as possible to other cores. So, it is better to do it based on chip infrastructure rather than commands through the debugger software running on the host.

### 1.13.2 Features

- Control register to enable or disable cross-trigger between cores
- Overriding the RunStall functionality of a core

### 1.13.3 Functional Description

Such a scheme has been implemented by providing a custom control register in the debug module. The register [CORE\\_XT\\_EN](#) implements a control bit to enable or disable cross-triggering mode. Once enabled, any core halted due to events such as hardware trigger and ebreak instructions will also result in halting of other cores without any intervention from the debugger. After halting of cores due to cross-trigger mode, it is not possible to resume without debugger intervention. The debugger has to connect to all cores and resume each core synchronously. Please note, debug cross trigger also halts any core which is stalled due to RunStall functionality.

### 1.13.4 Register Summary

Below is a required control register implemented inside debug module.

Name	Description	Address	Access
<a href="#">CORE_XT_EN</a>	Cross Triggering Control.	0x20000900	R/W

### 1.13.5 Register Description

#### Register 1.45. CORE\_XT\_EN (0x20000900)

(reserved)	xt_en
31	1 0
0	0 Reset

**XT\_EN** Configures whether to enable the cross-trigger mode.

0: Disable

1: Enable

(R/W)

## 1.14 Dedicated IO

### 1.14.1 Overview

Normally, GPIOs are an APB peripheral, which means that changes to outputs and reads from inputs can get stuck in write buffers or behind other transfers, and in general are slower because generally the APB bus runs at a lower speed than the CPU. As an alternative, the CPU core implements I/O processors specific CPU registers (CSRs) which are directly connected to the GPIO matrix or IO pads. As these registers can get accessed in one instruction, speed is fast.

### 1.14.2 Features

- 8 dedicated IOs directly mapped on GPIOs
- No latency for driving output ports
- Two CPU cycle latency for sensing input values

### 1.14.3 Functional Description

The CPU core has a set of 8 inputs and outputs (pin value + pin output enable). These input and output ports are directly connected to the GPIO matrix, through which they can be mapped on top-level pads. Please refer to [Chapter 6 IO MUX and GPIO Matrix \(GPIO, IO MUX\)](#) for more details.

The CPU implements three custom CSRs:

- GPIO\_IN is read-only and reflects the input value.
- GPIO\_OUT is R/W and reflects the output value for the GPIOs.
- GPIO\_OEN is R/W and reflects the output enable state for the GPIOs. It controls the pad direction. Programming high would mean the pad should be configured in output mode. Programming low means it should be configured in input mode.



### 1.14.4 Register Summary

Below is a list of custom dedicated IO CSRs implemented inside the core.

Name	Description	Address	Access
<a href="#">cpu_gpio_oen</a>	GPIO Output Enable	0x803	R/W
<a href="#">cpu_gpio_in</a>	GPIO Input Value	0x804	RO
<a href="#">cpu_gpio_out</a>	GPIO Output Value	0x805	R/W

### 1.14.5 Register Description

Register 1.46. [cpu\\_gpio\\_oen](#) (0x803)

(reserved)								<a href="#">CPU_GPIO_OEN[7]</a> <a href="#">CPU_GPIO_OEN[6]</a> <a href="#">CPU_GPIO_OEN[5]</a> <a href="#">CPU_GPIO_OEN[4]</a> <a href="#">CPU_GPIO_OEN[3]</a> <a href="#">CPU_GPIO_OEN[2]</a> <a href="#">CPU_GPIO_OEN[1]</a> <a href="#">CPU_GPIO_OEN[0]</a>									
31								8	7	6	5	4	3	2	1	0	
0								0	0	0	0	0	0	0	0	0	0

Reset

**CPU\_GPIO\_OEN** Configures whether to enable GPIO<sub>n</sub> (n=0 ~ 21) output. CPU\_GPIO\_OEN[7:0] correspond to output enable signals [cpu\\_gpio\\_out\\_oen\[7:0\]](#) in Table 6-2 *Peripheral Signals via GPIO Matrix*. CPU\_GPIO\_OEN value matches that of [cpu\\_gpio\\_out\\_oen](#). CPU\_GPIO\_OEN is the enable signal of [CPU\\_GPIO\\_OUT](#).

0: Disable GPIO output

1: Enable GPIO output

(R/W)

Register 1.47. [cpu\\_gpio\\_in](#) (0x804)

(reserved)								<a href="#">CPU_GPIO_IN[7]</a> <a href="#">CPU_GPIO_IN[6]</a> <a href="#">CPU_GPIO_IN[5]</a> <a href="#">CPU_GPIO_IN[4]</a> <a href="#">CPU_GPIO_IN[3]</a> <a href="#">CPU_GPIO_IN[2]</a> <a href="#">CPU_GPIO_IN[1]</a> <a href="#">CPU_GPIO_IN[0]</a>								
31								8	7	6	5	4	3	2	1	0
0								0	0	0	0	0	0	0	0	0

Reset

**CPU\_GPIO\_IN** Represents GPIO<sub>n</sub> (n=0 ~ 21) input value. It is a CPU CSR to read input value (1=high, 0=low) from SoC GPIO pin.

CPU\_GPIO\_IN[7:0] correspond to input signals [cpu\\_gpio\\_in\[7:0\]](#) in Table 6-2 *Peripheral Signals via GPIO Matrix*.

CPU\_GPIO\_IN[7:0] can only be mapped to GPIO pins through GPIO matrix. For details please refer to Section 6.4 in Chapter *IO MUX and GPIO Matrix (GPIO, IO MUX)*.

(RO)

**Register 1.48. cpu\_gpio\_out (0x805)**

(reserved)								CPU_GPIO_OUT[7] CPU_GPIO_OUT[6] CPU_GPIO_OUT[5] CPU_GPIO_OUT[4] CPU_GPIO_OUT[3] CPU_GPIO_OUT[2] CPU_GPIO_OUT[1] CPU_GPIO_OUT[0]									
31								8	7	6	5	4	3	2	1	0	
0								0	0	0	0	0	0	0	0	0	Reset

**CPU\_GPIO\_OUT** Configures GPIO n (n=0 ~ 21) output value. It is a CPU CSR to write value (1=high, 0=low) to SoC GPIO pin. The value takes effect only when **CPU\_GPIO\_OEN** is set.

CPU\_GPIO\_OUT[7:0] correspond to output signals cpu\_gpio\_out[7:0] in Table 6-2 *Peripheral Signals via GPIO Matrix*.

CPU\_GPIO\_OUT[7:0] can only be mapped to GPIO pins through GPIO matrix. For details please refer to Section 6.5 in Chapter *IO MUX and GPIO Matrix (GPIO, IO MUX)*.

(R/W)

## 1.15 Atomic (A) Extension

### 1.15.1 Overview

Support for atomic (A) extension is available in compliance with the RISC-V ISA Manual Volume I: Unprivileged ISA Version 2.2, with an emphasis to guarantee forward progress, i.e. any situation that may cause data memory lock for an indefinite amount of time is prevented by their very functionality.

The atomic instructions currently ignore the `aq` (acquire) and `rl` (release) bits as they are irrelevant to the current architecture in which memory ordering is always guaranteed.

### 1.15.2 Functional Description

#### 1.15.2.1 Load Reserve (LR.W) Instruction

The LR.W instruction simply locks a 32-bit aligned memory address to which the load access is being performed. Once a 4-byte memory region is locked, it will remain locked, i.e. other harts won't be able to access this same memory location, until any of the following scenarios is encountered during execution:

- any load operation
- any store operation
- any interrupts/exceptions
- backward jump/taken backward branch
- JALR
- ECALL/EBREAK/MRET/URET
- FENCE/FENCE.I
- debug mode
- critical section exceeding 64 bytes
- data address in SC.W instruction not matching that in LR.W instruction

If any of the above happens, except SC.W, the memory lock will be released immediately. If an SC instruction is encountered instead, the lock will be released eventually (not immediately) in the manner described in Section 1.15.2.2.

If a misaligned address is encountered, it will cause an exception with `mcause` = 6.

#### 1.15.2.2 Store Conditional (SC.W) Instruction

The SC.W instruction first checks if the memory lock is still valid, and the address is the same as specified during the last LR.W instruction. If so, only then will it perform the store to memory, and later release the lock as soon as it gets an acknowledgement of operation completion from the memory.

On the other hand, if the lock is found to have been invalidated (due to any of the situations as described in Section 1.15.2.1), it will set a fail code (currently always 1) in the destination register `rd`.

If a misaligned address is encountered, it will cause an exception with `mcause` = 6.

### 1.15.2.3 AMO Instructions

An AMO instruction executes in 3 steps:

1. Read data from memory address given by rs1, and save it to destination register rd.
2. Combine the data in rd and rs2 according to the operation type and keep the result for Step 3 below.
3. Write the result obtained in Step 2 above to memory address given by rs1.

There are 9 different AMO operations: SWAP, ADD, AND, OR, XOR, MAX, MIN, MAXU and MINU.

During this whole process, the memory address is kept locked from being accessed by other harts. If a misaligned address is encountered, it will cause an exception with `mcause` = 6.

For AMO operations both load and store access faults (PMP/PMA) are checked in the 1st step itself. For such cases `mcause` = 7.

## 2 RISC-V Trace Encoder (TRACE)

The high-performance CPU (HP CPU) of ESP32-C6 supports instruction trace interface through the trace encoder. The trace encoder connects to HP CPU's instruction trace interface, compresses the information into smaller packets, and then stores the packets in internal SRAM (see Chapter 4 *System and Memory*).




Figure 2-1. Trace Encoder Overview

### 2.1 Terminology

To better illustrate the functions of the RISC-V Trace Encoder, the following terms are used in this chapter.


<b>hart</b>	RISC-V hardware thread
<b>branch</b>	an instruction which conditionally changes the execution flow
<b>uninferable discontinuity</b>	a program counter change that can not be inferred from the program binary alone
<b>delta</b>	a change in the program counter that is other than the difference between two instructions placed consecutively in memory
<b>trap</b>	the transfer of control to a trap handler caused by either an exception or an interrupt
<b>qualification</b>	an instruction that meets the filtering criteria passes the qualification, and will be traced
<b>te_inst</b>	the name of the packet type emitted by the encoder
<b>retire</b>	the final stage of executing an instruction, when the machine state is updated

### 2.2 Introduction

In complex systems, understanding program execution flow is not straightforward. This may be due to a number of factors, for example, interactions with other cores, peripherals, real-time events, poor implementations, or some combination of all of the above.

It is hard to use a debugger to monitor the program execution flow of a running system in real time, as this is intrusive and might affect the running state. But providing visibility of program execution is important.

That is where instruction trace comes in, which provides trace of the program execution.



**Figure 2-2. Trace Overview**

Figure 2-2 shows the schematics of instruction trace:

- The HP CPU core provides an instruction trace interface that outputs the instruction information executed by the HP CPU. Such information includes instruction address, instruction type, etc. For more details about ESP32-C6 HP CPU's instruction trace interface, please refer to Chapter 1 *High-Performance CPU*.
- The trace encoder connects to the HP CPU's instruction trace interface and compresses the information into lower bandwidth packets, and then stores the packets in system memory.
- The debugger can dump the trace packets from the system memory via JTAG or USB Serial/JTAG, and use a decoder to decompress and reconstruct the program execution flow. The Trace Decoder, usually software on an external PC, takes in the trace packets and reconstructs the program instruction flow with the program binary that runs on the originating hart. This decoding step can be done offline or in real-time while the hart is executing.

This chapter mainly introduces the implementation details of ESP32-C6's trace encoder.

## 2.3 Features

- Compatible with RISC-V Processor Trace Version 1.0. See Table 2-2 for the implemented parameters
- Arbitrary address range of the trace memory size
- Two synchronization modes:
  - synchronization counter counts by packet
  - synchronization counter counts by cycle
- Trace lost status to indicate packet loss
- Automatic restart after packet loss
- Memory writing in loop or non-loop mode
- Two interrupts:

- Triggered when the packet size exceeds the configured memory space
- Triggered when a packet is lost
- FIFO (128 × 8 bits) to buffer packets

Table 2-2. Trace Encoder Parameters

Parameter Name	Value	Description
arch_p	0	Initial version
bpred_size_p	0	Branch prediction mode is not supported
cache_size_p	0	Jump target cache mode is not supported
call_counter_size_p	0	Implicit return mode is not supported
ctype_width_p	0	Packets contain no context information
context_width_p	0	Packets contain no context information
ecause_width_p	5	Width of exception cause
ecause_choice_p	0	Multiple choice is not supported
f0s_width_p	0	Format 0 packets are not supported
filter_context_p	0	Filter function is not supported
filter_excint_p	0	
filter_privilege_p	0	
filter_tval_p	0	
iaddress_lsb_p	1	Compressed instructions are supported
iaddress_width_p	32	The instruction bus is 32-bit
iretire_width_p	1	Width of the iretire bus
ilastsize_width_p	0	Width of the ilastsize
itype_width_p	3	Width of the itype bus
noncontext_p	1	Exclude context from te_inst packets
privilege_width_p	1	Only machine and user mode are supported
retires_p	1	Maximum number of instructions that can be retired per block
return_stack_size_p	0	Implicit return mode is not supported
sijump_p	0	Sequentially inferable jump mode is not supported
taken_branches_p	1	Only one instruction retired per cycle
impdef_width_p	0	Not implemented

For detailed descriptions of the above parameters, please refer to the RISC-V Processor Trace Version 1.0 > Chapter Parameters and Discovery.

## 2.4 Architectural Overview

As shown in Figure 2-1, the trace encoder contains an encoder, a FIFO, a register configuration module, and a transmission control module.

The encoder receives HP CPU's instruction information via the instruction trace interface, compresses it into different packets, and writes it to the internal FIFO.

The transmission control module writes the data in the FIFO to the internal SRAM through the AHB bus.

The FIFO is 128 deep and 8-bit wide. When the memory bandwidth is insufficient, the FIFO may overflow and

packet loss occurs. If a packet is lost, the encoder will send a packet to tell that a packet is lost, and will stop working until the FIFO is empty.

## 2.5 Functional Description

### 2.5.1 Synchronization

In order to make the trace robust there must be regular synchronization points within the trace. Synchronization is accomplished by sending a full valued instruction address. When the synchronization counter value reaches the value of the `TRACE_RESYNC_MODE` bit of the `TRACE_RESYNC_PROLONGED_REG` register, the encoder will send a synchronization packet (format 3 subformat 0, see Section 2.6.3.1).

There are two synchronization modes configured via `TRACE_RESYNC_MODE`:

- 0: Synchronization counter counts by cycle
- 1: Synchronization counter counts by packet

You can adjust the trace bandwidth by increasing the value of `TRACE_RESYNC_PROLONGED_REG` to reduce the frequency of sending synchronization packets, thereby reducing the bandwidth occupied by packets.

### 2.5.2 Anchor Tag

Since the length of data packets is variable, in order to identify boundaries between data packets when packed packets are written to memory, ESP32-C6 inserts zero bytes between data packets:

- The maximum packet length is 13 bytes, so a sequence of at least 14 zero bytes cannot occur within a packet. Therefore, the first non-zero byte seen after a sequence of at least 14 zero bytes must be the first byte of a packet.
- Every time when 128 packets are transmitted, the encoder writes 14 zero bytes to the memory partition boundary as anchor tags.

### 2.5.3 Memory Writing Mode

When writing the trace memory, the size of the trace packets might exceed the capacity of the memory. In this case, you can choose whether to wrap around the trace memory or not by configuring the memory writing mode:

- Loop mode: When the size of the trace packets exceeds the capacity of the trace memory (namely when `TRACE_MEM_CURRENT_ADDR_REG` reaches the value of `TRACE_MEM_END_ADDR_REG`), the trace memory is wrapped around, so that the encoder loops back to the memory's starting address `TRACE_MEM_START_ADDR_REG`, and old data in the memory will be overwritten by new data.
- Non-loop mode: When the size of the trace packets exceeds the capacity of the trace memory, the trace memory is not wrapped around. The encoder stops at `TRACE_MEM_END_ADDR_REG`, and old data will be retained.

### 2.5.4 Automatic Restart

When packets are lost due to FIFO overflow, the encoder will stop working and need to be resumed by software. If the `TRACE_RESTART_ENA` bit of `TRACE_TRIGGER_REG` is set, once the FIFO is empty, the encoder can automatically be restarted and does not need to be resumed by software.




If the automatic restart feature is enabled, the encoder will be restarted in any case. Therefore, to disable the encoder, the automatic restart feature must be disabled first by clearing the `TRACE_RESTART_ENA` bit of the `TRACE_TRIGGER_REG` register.

## 2.6 Encoder Output Packets

This section mainly introduces ESP32-C6 trace encoder output packet format. ESP32-C6 only implements mandatory instruction delta tracing. It does not support the following optional features:

- Delta address mode (run-time configurable modes is supported)
- Context information and all context-related fields
- Optional sideband signals
- Trigger outputs from the Debug Module

For details about the above features, please refer RISC-V Processor Trace Version 1.0 (referred to below as the specification).



**Figure 2-3. Trace packet Format**

A packet includes header, index and payload. Header, index and payload are transmitted sequentially in bit stream form, from the fields listed at the top of tables below to the fields listed at the bottom. If a field consists of multiple bits, then the least significant bit is transmitted first.

### 2.6.1 Header

Header is 1-byte long. The format of header is shown in Table 2-3.

**Table 2-3. Header Format**

Field	Bits	Description	Value
length	5	Length of whole packet	4~13
placeholder	3	Reserved	0

### 2.6.2 Index

Index has 2 bytes. The format of index is shown in Table 2-4.

**Table 2-4. Index Format**

Field	Bits	Description	Value
index	16	The index of each packet	0~65536

## 2.6.3 Payload

The length of payload ranges from 1 byte to 10 bytes.

### 2.6.3.1 Format 3 Packets

Format 3 packets are used for synchronization, and report supporting information. There are 4 subformats defined in the specification. ESP32-C6 only supports 3 of them.

#### Format 3 Subformat 0 - Synchronization

This packet contains all the information the decoder needs to fully identify an instruction. It is sent for the first traced instruction (unless that instruction also happens to be a first in an exception handler), and when synchronization has been scheduled by expiry of the synchronization timer. The payload length is 5 bytes.

**Table 2-5. Packet format 3 subformat 0**

Field name	Bits	Description
format	2	11 (sync): Synchronization
subformat	2	00 (start): Start of tracing, or resync
branch	1	Set to 0 if the address points to a branch instruction, and the branch was taken. Set to 1 if the instruction is not a branch or if the branch is not taken.
privilege	1	The privilege level of the reported instruction
address	31	Full instruction address. The address must be left shifted 1 bit in order to recreate the original byte address.
sign_extend	3	Reserved

#### Format 3 Subformat 1 - Exception

This packet also contains all the information the decoder needs to fully identify an instruction. It is sent following an exception or interrupt, and includes the cause, the 'trap value' (for exceptions), and the address of the trap handler or of the exception itself. The length is 10 bytes.

**Table 2-6. Packet format 3 subformat 1**

Field name	Bits	Description
format	2	11 (sync): Synchronization
subformat	2	01 (exception): Exception cause and trap handler address
branch	1	Set to 0 if the address points to a branch instruction, and the branch was taken. Set to 1 if the instruction is not a branch or if the branch is not taken.
privilege	1	The privilege level of the reported instruction
ecause	5	Exception cause
interrupt	1	Interrupt
address	31	Full instruction address. The value of this field must be left shifted 1 bit in order to recreate original byte address.

Field name	Bits	Description
tvalepc	32	Exception address if ecause is 2 and interrupt is 0, or trap value otherwise
sign_extend	6	Reserved

### Format 3 Subformat 3 - Support

This packet provides supporting information to aid the decoder. It is issued when the trace is ended. The length is 1 byte.

**Table 2-7. Packet format 3 subformat 3**

Field name	Bits	Description
format	2	11 (sync): Synchronization
subformat	2	11 (support): Supporting information for the decoder
enable	1	Indicates if the encoder is enabled
qual_status	2	Indicates qualification status: <ul style="list-style-type: none"> <li>• 00 (no_change): No change to filter qualification</li> <li>• 01 (ended_rep): Qualification ended, preceding instruction sent explicitly to indicate last qualification instruction</li> <li>• 10 (trace lost): One or more packets lost</li> <li>• 11 (ended_upd): Qualification ended, preceding te_inst would have been sent anyway due to an updiscon, even if wasn't the last qualified instruction</li> </ul>
sign_extend	1	Reserved

### 2.6.3.2 Format 2 Packets

This packet contains only an instruction address, and is used when the address of an instruction must be reported, and there is no reported branch information. The length is 5 bytes.

**Table 2-8. Packet format 2**

Field name	Bits	Description
format	2	10 (addr-only): No branch information
address	31	Full instruction address
notify	1	ESP32-C6 don't support notification, so this bit is always same with the MSB of address.
updiscon	1	If the value of this bit is different from notify, it indicates that this packet is reporting the instruction following an uninferable discontinuity and is also the instruction before an exception, privilege change or resync.
sign_extend	5	

### 2.6.3.3 Format 1 Packets

This packet includes branch information, and is used when either the branch information must be reported (for example because the branch map is full), or when the address of instruction must be reported, and there has must been at least one branch since the previous packet. This packet only supports full address mode.

#### Format 1 - address, branch\_map

The length is variable.

**Table 2-9. Packet format 1 with address**

Field name	Bits	Description
format	2	01: Includes branch information
branches	5	Number of valid bits branch_map. The number of bits of branch_map is determined as follows: <ul style="list-style-type: none"> <li>• 0: (cannot occur for this format)</li> <li>• 1: 1 bit</li> <li>• 2-3: 3 bits</li> <li>• 4-7: 7 bits</li> <li>• 8-15: 15 bits</li> <li>• 16-31: 31 bits</li> </ul> For example if branches = 12, branch_map is 15-bit long, and the 12 LSBs are valid.
branch_map	Variable	An array of bits indicating whether branches are taken or not. Bit 0 represents the oldest branch instruction executed. For each bit: <ul style="list-style-type: none"> <li>• 0: branch taken</li> <li>• 1: branch not taken</li> </ul> The field Bits is variable and determined by the branches field.
address	31	Full instruction address
notify	1	ESP32-C6 don't support notification, so this bit is always same with the MSB of address.
updiscon	1	If the value of this bit is different from notify, it indicates that this packet is reporting the instruction following an uninferable discontinuity and is also the instruction before an exception, privilege change or resync.
sign_extend	Variable	The field bits are determined by the branches. The number of bits of sign_extend is as follows: <ul style="list-style-type: none"> <li>• 1: 7 bits</li> <li>• 2-3: 5 bits</li> <li>• 4-7: 1 bit</li> <li>• 8-15: 1 bit</li> <li>• 16-32: 31 bits</li> </ul>

#### Format 1 - no address, branch\_map

The length is 5 bytes.

Table 2-10. Packet format 1 without address

Field name	Bits	Description
format	2	01: includes branch information
branches	5	Number of valid bits in branch_map. The length of branch_map is 31 bits. Only 0 valid.
branch_map	31	An array of bits indicating whether branches are taken or not. Bit 0 represents the oldest branch instruction executed. For each bit: <ul style="list-style-type: none"> <li>• 0: branch taken</li> <li>• 1: branch not taken</li> </ul>
sign_extend	2	Reserved

## 2.7 Interrupt

- TRACE\_MEM\_FULL\_INTR: Triggered when the packet size exceeds the capacity of the trace memory, namely when [TRACE\\_MEM\\_CURRENT\\_ADDR\\_REG](#) reaches the value of [TRACE\\_MEM\\_END\\_ADDR\\_REG](#). If necessary, this interrupt can be enabled to notify the HP CPU for processing, such as applying for a new memory space again.
- TRACE\_FIFO\_OVERFLOW\_INTR: Triggered when the internal FIFO overflows and one or more packets have been lost.

After enabling the trace encoder interrupts, map them to numbered CPU interrupts through the Interrupt Matrix, so that the HP CPU can respond to these trace encoder interrupts. For details, please refer to Chapter 9 *Interrupt Matrix (INTMTX)*.

## 2.8 Programming Procedures

### 2.8.1 Enable Encoder

- Configure the address space for the trace memory via [TRACE\\_MEM\\_START\\_ADDR\\_REG](#) and [TRACE\\_MEM\\_END\\_ADDR\\_REG](#)
- Update the value of [TRACE\\_MEM\\_CURRENT\\_ADDR\\_REG](#) to the value of [TRACE\\_MEM\\_START\\_ADDR\\_REG](#) by setting [TRACE\\_MEM\\_CURRENT\\_ADDR\\_UPDATE](#)
- (Optional) Configure the memory writing mode via the [TRACE\\_MEM\\_LOOP](#) bit of [TRACE\\_TRIGGER\\_REG](#)
  - 0: Non-loop mode
  - 1: Loop mode (default)
- Configure the synchronization mode via the [TRACE\\_RESYNC\\_MODE](#) bit of [TRACE\\_RESYNC\\_PROLONGED\\_REG](#)
  - 0: count by cycle (default)
  - 1: count by packet
- (Optional) Configures the threshold for the synchronization counter (default value is 128) via [TRACE\\_RESYNC\\_PROLONGED\\_REG](#)
- (Optional) Enable Interrupt

- Set the corresponding bit of [TRACE\\_INTR\\_ENA\\_REG](#) to enable the corresponding interrupt
- Set the corresponding bit of [TRACE\\_INTR\\_CLR\\_REG](#) to clear the corresponding interrupt
- Read [TRACE\\_INTR\\_RAW\\_REG](#) to know which interrupt occurs
- (Optional) Enable automatic restart by setting the [TRACE\\_RESTART\\_ENA](#) bit of [TRACE\\_TRIGGER\\_REG](#). This function is enabled by default
- Enable the trace encoder by setting the [TRACE\\_TRIGGER\\_ON](#) field of [TRACE\\_TRIGGER\\_REG](#)

Once the encoder is enabled, it will keep tracing the HP CPU's instruction trace interface and writing packets to the trace memory.

### 2.8.2 Disable Encoder

- Disable automatic restart by clearing the [TRACE\\_RESTART\\_ENA](#) bit of [TRACE\\_TRIGGER\\_REG](#)
- Stop the encoder by setting the [TRACE\\_TRIGGER\\_OFF](#) bit of [TRACE\\_TRIGGER\\_REG](#)
- Confirm whether all data in the FIFO have been written into the memory by reading the [TRACE\\_FIFO\\_EMPTY](#) bit

### 2.8.3 Decode Data Packets

- Find the first address to decode
  - Read the [TRACE\\_MEM\\_FULL\\_INTR\\_RAW](#) bit of the [TRACE\\_INTR\\_RAW\\_REG](#) register to know if the trace memory is full
    - \* if read 1, read the trace packets from [TRACE\\_MEM\\_START\\_ADDR\\_REG](#)
    - \* if read 0, and the loop mode is enabled, then the old trace packets are overwritten. In this case, read the [TRACE\\_MEM\\_CURRENT\\_ADDR\\_REG](#) to know the last writing address, and use this address as the first address to decode
- Use the decoder to decode data packets
  - The decoder reads all data packets starting from the first address, and reconstructs the data stream with the binary file
  - As mentioned in [2.6](#), the encoder writes 14 zero bytes to the memory partition boundary every time when 128 packets are transmitted. Given this fact, the first non-zero byte after 14 zero bytes should be the header of a new packet

## 2.9 Register Summary

The addresses in this section are relative to RISC-V Trace Encoder base address provided in Table 4-2 in Chapter 4 *System and Memory*.


The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Memory configuration registers</b>			
<a href="#">TRACE_MEM_START_ADDR_REG</a>	Memory start address	0x0000	R/W
<a href="#">TRACE_MEM_END_ADDR_REG</a>	Memory end address	0x0004	R/W
<a href="#">TRACE_MEM_CURRENT_ADDR_REG</a>	Memory current address	0x0008	RO
<a href="#">TRACE_MEM_ADDR_UPDATE_REG</a>	Memory address update	0x000C	WT
<b>FIFO status register</b>			
<a href="#">TRACE_FIFO_STATUS_REG</a>	FIFO status register	0x0010	RO
<b>Interrupt registers</b>			
<a href="#">TRACE_INTR_ENA_REG</a>	Interrupt enable register	0x0014	R/W
<a href="#">TRACE_INTR_RAW_REG</a>	Interrupt raw status register	0x0018	RO
<a href="#">TRACE_INTR_CLR_REG</a>	Interrupt clear register	0x001C	WT
<b>Trace configuration registers</b>			
<a href="#">TRACE_TRIGGER_REG</a>	Trace enable register	0x0020	varies
<a href="#">TRACE_RESYNC_PROLONGED_REG</a>	Resynchronization configuration register	0x0024	R/W
<b>Clock gating control and configuration register</b>			
<a href="#">TRACE_CLOCK_GATE_REG</a>	Clock gating control register	0x0028	R/W
<b>Version register</b>			
<a href="#">TRACE_DATE_REG</a>	Version control register	0x03FC	R/W

## 2.10 Registers


The addresses in this section are relative to RISC-V Trace Encoder base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 2.1. TRACE\_MEM\_START\_ADDR\_REG (0x0000)**




**TRACE\_MEM\_START\_ADDR** Configures the start address of trace memory. (R/W)

**Register 2.2. TRACE\_MEM\_END\_ADDR\_REG (0x0004)**



**TRACE\_MEM\_END\_ADDR** Configures the end address of trace memory. (R/W)


**Register 2.3. TRACE\_MEM\_CURRENT\_ADDR\_REG (0x0008)**



**TRACE\_MEM\_CURRENT\_ADDR** Represents the current memory address for writing. (RO)




**Register 2.4. TRACE\_MEM\_ADDR\_UPDATE\_REG (0x000C)**



**TRACE\_MEM\_CURRENT\_ADDR\_UPDATE** Configures whether to update the current memory address to the start address of the memory.

- 0: Not update
  - 1: Update
- (WT)

**Register 2.5. TRACE\_FIFO\_STATUS\_REG (0x0010)**




**TRACE\_FIFO\_EMPTY** Represents the FIFO status.

- 0: Not empty
  - 1: Empty
- (RO)

**TRACE\_WORK\_STATUS** Represents the encoder status.

- 0: Not tracing instruction.
  - 1: Tracing instructions and reporting packets.
- (RO)


**Register 2.6. TRACE\_INTR\_ENA\_REG (0x0014)**



**TRACE\_FIFO\_OVERFLOW\_INTR\_ENA** Write 1 to enable TRACE\_FIFO\_OVERFLOW\_INTR. (R/W)

**TRACE\_MEM\_FULL\_INTR\_ENA** Write 1 to enable TRACE\_MEM\_FULL\_INTR. (R/W)


**Register 2.7. TRACE\_INTR\_RAW\_REG (0x0018)**



**TRACE\_FIFO\_OVERFLOW\_INTR\_RAW** The raw interrupt status of TRACE\_FIFO\_OVERFLOW\_INTR. (RO)

**TRACE\_MEM\_FULL\_INTR\_RAW** The raw interrupt status of TRACE\_MEM\_FULL\_INTR. (RO)

**Register 2.8. TRACE\_INTR\_CLR\_REG (0x001C)**



**TRACE\_FIFO\_OVERFLOW\_INTR\_CLR** Write 1 to clear TRACE\_FIFO\_OVERFLOW\_INTR. (WT)

**TRACE\_MEM\_FULL\_INTR\_CLR** Write 1 to clear TRACE\_MEM\_FULL\_INTR. (WT)

## Register 2.9. TRACE\_TRIGGER\_REG (0x0020)

(reserved)																TRACE_RESTART_ENA TRACE_MEM_LOOP TRACE_TRIGGER_OFF TRACE_TRIGGER_ON				
31															4	3	2	1	0	Reset
0 0														1	1	0	0			

**TRACE\_TRIGGER\_ON** Configures whether or not to enable the trace encoder.

0: Invalid. No effect

1: Enable

(WT)

**TRACE\_TRIGGER\_OFF** Configures whether to stop the trace encoder.

0: Invalid. No effect

1: Stop

(WT)

**TRACE\_MEM\_LOOP** Configures memory mode.

0: Non-loop mode

1: Loop mode

(R/W)

**TRACE\_RESTART\_ENA** Configures whether or not to enable the automatic restart function for the encoder.

0: Disable

1: Enable

(R/W)

## Register 2.10. TRACE\_RESYNC\_PROLONGED\_REG (0x0024)

(reserved)								TRACE_RESYNC_MODE						TRACE_RESYNC_PROLONGED															
31								25	24	23																	0	Reset	
0 0 0 0 0 0 0 0								0						128															

**TRACE\_RESYNC\_PROLONGED** Configures the threshold for the synchronization counter. (R/W)


**TRACE\_RESYNC\_MODE** Configures the synchronization mode.

0: Count by cycle

1: Count by packet


(R/W)

**Register 2.11. TRACE\_CLOCK\_GATE\_REG (0x0028)**



**TRACE\_CLK\_EN** Configures register clock gating. 0: Support clock only when the application writes registers to save power.  
 1: Always force the clock on for registers.  
 This bit doesn't affect register access.  
 (R/W)

**Register 2.12. TRACE\_DATE\_REG (0x03FC)**



**TRACE\_DATE** Version control register. (R/W)

## 3 GDMA Controller (GDMA)

### 3.1 Overview

General Direct Memory Access (GDMA) is a feature that allows peripheral-to-memory, memory-to-peripheral, and memory-to-memory data transfer at high speed. The CPU is not involved in the GDMA transfer and therefore is more efficient with less workload.

The GDMA controller in ESP32-C6 has six independent channels, i.e. three transmit channels and three receive channels. These six channels are shared by peripherals with the GDMA feature, and can be assigned to any of such peripherals, including SPI2, UHCI0 (UART0/UART1), I2S, AES, SHA, ADC, and PARLIO. UART0 and UART1 use UHCI0 together.

The GDMA controller uses fixed-priority and round-robin channel arbitration schemes to manage peripherals' needs for bandwidth.




Figure 3-1. Modules with GDMA Feature and GDMA Channels

### 3.2 Features

The GDMA controller has the following features:

- AHB bus architecture
- Programmable length of data to be transferred in bytes
- Linked list of descriptors
- INCR burst transfer when accessing internal RAM
- Access to an address space of 384 KB at most in internal RAM
- Three transmit channels and three receive channels
- Software-configurable selection of peripheral requesting its service
- Fixed channel priority and round-robin channel arbitration

### 3.3 Architecture

In ESP32-C6, all modules that need high-speed data transfer support GDMA. The GDMA controller and CPU data bus have access to the same address space in internal RAM. Figure 3-2 shows the basic architecture of the GDMA controller.




Figure 3-2. GDMA controller Architecture

The GDMA controller has six independent channels, i.e. three transmit channels and three receive channels. Every channel can be connected to different peripherals. In other words, channels are general-purpose, shared by peripherals.

The GDMA controller reads data from or writes data to internal RAM via AHB\_BUS. Before this, the GDMA controller uses fixed-priority arbitration scheme for channels requesting read or write access. For available address range of Internal RAM, please see Chapter 4 *System and Memory*.

Software can use the GDMA controller through linked lists. These linked lists, stored in internal RAM, consist of  $outlink_n$  and  $inlink_n$ , where  $n$  indicates the channel number (ranging from 0 to 2). The GDMA controller reads an  $outlink_n$  (i.e. a linked list of transmit descriptors) from internal RAM and transmits data in corresponding RAM according to the  $outlink_n$ , or reads an  $inlink_n$  (i.e. a linked list of receive descriptors) and stores received data into specific address space in RAM according to the  $inlink_n$ .

## 3.4 Functional Description

### 3.4.1 Linked List




Figure 3-3. Structure of a Linked List

Figure 3-3 shows the structure of a linked list. An outlink and an inlink have the same structure. A linked list is formed by one or more descriptors, and each descriptor consists of three words. Linked lists should be in internal RAM for the GDMA controller to be able to use them. The meanings of a descriptor's fields are as follows:

- owner (DW0) [31]: Specifies who is allowed to access the buffer that this descriptor points to.
  - 0: CPU can access the buffer.
  - 1: The GDMA controller can access the buffer.

When the GDMA controller stops using the buffer, this bit in a receive descriptor is automatically cleared by hardware, and this bit in a transmit descriptor can only be automatically cleared by hardware if `GDMA_OUT_AUTO_WRBK_CHn` is set to 1. Software can disable automatic clearing by hardware by setting `GDMA_OUT_LOOP_TEST_CHn` or `GDMA_IN_LOOP_TEST_CHn` bit. When software loads a linked list, this bit should be set to 1.

**Note:** GDMA\_OUT is the prefix of transmit channel registers, and GDMA\_IN is the prefix of receive channel registers.

- suc\_eof (DW0) [30]: Specifies whether this descriptor is the last descriptor of a data frame or packet.
  - 0: This descriptor is not the last one.
  - 1: This descriptor is the last one.
 Software clears suc\_eof bit in receive descriptors. When a frame or packet has been received, this bit in the last receive descriptor is set by hardware, and this bit in the last transmit descriptor is set by software.
- reserved (DW0) [29]: Reserved. Value of this bit does not matter.
- err\_eof (DW0) [28]: Specifies whether the received data has errors.
  - 0: The received data does not have errors.
  - 1: The received data has errors.
 This bit is used only when UHCI0 uses GDMA to receive data. When an error is detected in the received frame or packet, this bit in the receive descriptor is set to 1 by hardware.

- reserved (DW0) [27:24]: Reserved.
- length (DW0) [23:12]: Specifies the number of valid bytes in the buffer that this descriptor points to. This field in a transmit descriptor is written by software and indicates how many bytes can be read from the buffer; this field in a receive descriptor is written by hardware automatically and indicates how many valid bytes have been stored into the buffer.
- size (DW0) [11:0]: Specifies the size of the buffer that this descriptor points to.
- buffer address pointer (DW1): Address of the buffer. This field can only point to internal RAM.
- next descriptor address (DW2): Address of the next descriptor. If the current descriptor is the last one (suc\_eof = 1), this value is 0. This field can only point to internal RAM.

If the length of data received is smaller than the size of the buffer, the GDMA controller will not use available space of the buffer in the next transaction.

### 3.4.2 Peripheral-to-Memory and Memory-to-Peripheral Data Transfer

The GDMA controller can transfer data from memory to peripheral (transmit) and from peripheral to memory (receive). A transmit channel transfers data in the specified memory location to a peripheral's transmitter via an outlink $n$ , whereas a receive channel transfers data received by a peripheral to the specified memory location via an inlink $n$ .

Every transmit and receive channel can be connected to any peripheral with GDMA feature. Table 3-1 illustrates how to select the peripheral to be connected via registers. “Dummy- $n$ ” corresponds to register values for memory-to-memory data transfer. When a channel is connected to a peripheral, the rest channels cannot be connected to that peripheral.

**Table 3-1. Selecting Peripherals via Register Configuration**

GDMA_PERI_IN_SEL_CH $n$ GDMA_PERI_OUT_SEL_CH $n$	Peripheral
0	SPI2
1	Dummy-1
2	UHCIO
3	I2S
4	Dummy-4
5	Dummy-5
6	AES
7	SHA
8	ADC
9	PARLIO
10 ~ 15	Dummy-10 ~ 15

### 3.4.3 Memory-to-Memory Data Transfer

The GDMA controller also allows memory-to-memory data transfer. Such data transfer can be enabled by setting GDMA\_MEM\_TRANS\_EN\_CH $n$ , which connects the output of transmit channel  $n$  to the input of receive channel  $n$ . Note that a transmit channel is only connected to the receive channel with the same number ( $n$ ), and GDMA\_PERI\_IN\_SEL\_CH $n$  and GDMA\_PERI\_OUT\_SEL\_CH $n$  should be configured to the same value



corresponding to “Dummy”.

### 3.4.4 Enabling GDMA

Software uses the GDMA controller through linked lists. When the GDMA controller receives data, software loads an inlink, configures `GDMA_INLINK_ADDR_CH $n$`  field with address of the first receive descriptor, and sets `GDMA_INLINK_START_CH $n$`  bit to enable GDMA. When the GDMA controller transmits data, software loads an outlink, prepares data to be transmitted, configures `GDMA_OUTLINK_ADDR_CH $n$`  field with address of the first transmit descriptor, and sets `GDMA_OUTLINK_START_CH $n$`  bit to enable GDMA. `GDMA_INLINK_START_CH $n$`  bit and `GDMA_OUTLINK_START_CH $n$`  bit are cleared automatically by hardware.

In some cases, you may want to append more descriptors to a DMA transfer that is already started. Naively, it would seem to be possible to do this by clearing the EOF bit of the final descriptor in the existing list and setting its next descriptor address pointer field (DW2) to the first descriptor of the to-be-added list. However, this strategy fails if the existing DMA transfer is almost or entirely finished. Instead, the GDMA controller has specialized logic to make sure a DMA transfer can be continued or restarted: if the transfer is ongoing, the controller will make sure to take the appended descriptors into account; if the transfer has already finished, the controller will restart with the new descriptors. This is implemented by the Restart function.

When using the Restart function, software needs to rewrite address of the first descriptor in the new list to DW2 of the last descriptor in the loaded list, and set `GDMA_INLINK_RESTART_CH $n$`  bit or `GDMA_OUTLINK_RESTART_CH $n$`  bit (these two bits are cleared automatically by hardware). As shown in Figure 3-4, by doing so hardware can obtain the address of the first descriptor in the new list when reading the last descriptor in the loaded list, and then read the new list.




Figure 3-4. Relationship among Linked Lists

### 3.4.5 Linked List Reading Process

Once configured and enabled by software, the GDMA controller starts to read the linked list from internal RAM. The GDMA performs checks on descriptors in the linked list. Only if descriptors pass the checks, the corresponding GDMA channel will start data transfer. If the descriptors fail any of the checks, hardware will trigger descriptor error interrupt (either `GDMA_IN_DSCR_ERR_CH $n$ _INT` or `GDMA_OUT_DSCR_ERR_CH $n$ _INT`), and the channel will halt.

The checks performed on descriptors are:

- Owner bit check when `GDMA_IN_CHECK_OWNER_CHn` or `GDMA_OUT_CHECK_OWNER_CHn` is set to 1. If the owner bit is 0, the buffer is accessed by the CPU. In this case, the owner bit fails the check. The owner bit will not be checked if `GDMA_IN_CHECK_OWNER_CHn` or `GDMA_OUT_CHECK_OWNER_CHn` is 0.
- Buffer address pointer (DW1) check. If the buffer address pointer points to `0x40800000 ~ 0x4087FFFF` (please refer to Section 3.4.7), it passes the check. Otherwise it fails the check.

After software detects a descriptor error interrupt, it must reset the corresponding channel, and enable GDMA by setting `GDMA_OUTLINK_START_CHn` or `GDMA_INLINK_START_CHn` bit.

**Note:** The third word (DW2) in a descriptor can only point to a location in internal RAM, given that the third word points to the next descriptor to use and that all descriptors must be in internal memory.

### 3.4.6 EOF

The GDMA controller uses EOF (end of frame) flags to indicate the end of data frame or packet transmission.

Before the GDMA controller transmits data, `GDMA_OUT_TOTAL_EOF_CHn_INT_ENA` bit should be set to enable `GDMA_OUT_TOTAL_EOF_CHn_INT` interrupt. If data in the buffer pointed by the last descriptor (with EOF) has been transmitted, a `GDMA_OUT_TOTAL_EOF_CHn_INT` interrupt is generated.

Before the GDMA controller receives data, `GDMA_IN_SUC_EOF_CHn_INT_ENA` bit should be set to enable `GDMA_IN_SUC_EOF_CHn_INT` interrupt. If a data frame or packet has been received successfully, a `GDMA_IN_SUC_EOF_CHn_INT` interrupt is generated. In addition, when GDMA channel is connected to UHCI0, the GDMA controller also supports `GDMA_IN_ERR_CHn_EOF_INT` interrupt. This interrupt is enabled by setting `GDMA_IN_ERR_EOF_CHn_INT_ENA` bit, and it indicates that a data frame or packet has been received with errors.

When detecting a `GDMA_OUT_TOTAL_EOF_CHn_INT` or a `GDMA_IN_SUC_EOF_CHn_INT` interrupt, software can record the value of `GDMA_OUT_EOF_DES_ADDR_CHn` or `GDMA_IN_SUC_EOF_DES_ADDR_CHn` field, i.e. address of the last descriptor. Therefore, software can tell which descriptors have been used and reclaim them as needed.

**Note:** In this chapter, EOF of transmit descriptors refers to `suc_eof`, while EOF of receive descriptors refers to both `suc_eof` and `err_eof`.

### 3.4.7 Accessing Internal RAM

Any transmit and receive channels of GDMA can access `0x40800000 ~ 0x4087FFFF` in internal RAM. To improve data transfer efficiency, GDMA can send data in burst mode, which is disabled by default. This mode is enabled for receive channels by setting `GDMA_IN_DATA_BURST_EN_CHn`, and enabled for transmit channels by setting `GDMA_OUT_DATA_BURST_EN_CHn`.

**Table 3-2. Descriptor Field Alignment Requirements**

Inlink/Outlink	Burst Mode	Size	Length	Buffer Address Pointer
Inlink	0	—	—	—
	1	Word-aligned	—	Word-aligned
Outlink	0	—	—	—
	1	—	—	—

Table 3-2 lists the requirements for descriptor field alignment when accessing internal RAM.

When burst mode is disabled, size, length, and buffer address pointer in both transmit and receive descriptors do not need to be word-aligned. That is, for a descriptor, GDMA can read data of specified length (1 ~ 4095 bytes) from any start addresses in the accessible address range, or write received data of the specified length (1 ~ 4095 bytes) to any contiguous addresses in the accessible address range.

When burst mode is enabled, size, length, and buffer address pointer in transmit descriptors are also not necessarily word-aligned. However, size and buffer address pointer in receive descriptors except length should be word-aligned.

### 3.4.8 Arbitration

To ensure timely response to peripherals running at a high speed with low latency (such as SPI), the GDMA controller implements a fixed-priority channel arbitration scheme. That is to say, each channel can be assigned a priority from 0 ~ 5 (in total 6 levels). The larger the number, the higher the priority, and the more timely the response. When several channels are assigned the same priority, the GDMA controller adopts a round-robin arbitration scheme.

### 3.4.9 Event Task Matrix Feature

Apart from being configured via the Advanced Peripheral Bus (or APB), some GDMA functions can be triggered by tasks generated by the Event Task Matrix (ETM). ETM tasks are pulse signals from the ETM module, triggered by events from the ETM module and other peripherals. For more information about ETM, please refer to Chapter 10 Event Task Matrix (ETM).

ETM tasks can be used to configure some functions without CPU intervention. Currently GDMA can receive the following ETM tasks:

- **GDMA\_TASK\_IN\_START\_CH $n$** : Enables the corresponding RX channel  $n$  for data transfer. Task IDs (see Chapter 10 Event Task Matrix (ETM) > Table 10-2 Tasks) are 159 ~161 respectively.
- **GDMA\_TASK\_OUT\_START\_CH $n$** : Enables the corresponding TX channel  $n$  for data transfer. Task IDs (see Chapter 10 Event Task Matrix (ETM) > Table 10-2 Tasks) are 162 ~164 respectively.

**Note:**

Above ETM tasks can achieve the same functions as configuring **GDMA\_INLNK\_START\_CH $n$**  and **GDMA\_OUTLNK\_START\_CH $n$** . When **GDMA\_IN\_ETM\_EN\_CH $n$**  or **GDMA\_OUT\_ETM\_EN\_CH $n$**  is 1, only ETM tasks can be used to configure the transfer direction and enable the corresponding GDMA channel. When **GDMA\_IN\_ETM\_EN\_CH $n$**  or **GDMA\_OUT\_ETM\_EN\_CH $n$**  is 0, only APB can be used to enable the corresponding GDMA channel.

GDMA can also generate ETM events to drive tasks of itself or other peripherals.

- **GDMA\_EVT\_IN/OUT\_DONE\_CH $n$** : Indicates that the data has been transmitted according to the transmit or receive descriptor via channel  $n$ .
- **GDMA\_EVT\_IN/OUT\_SUC\_EOF\_CH $n$** : Indicates that the data corresponding to a transmit or receive descriptor has been transmitted or received via channel  $n$  and the EOF bit of this descriptor is 1.
- **GDMA\_EVT\_OUT\_TOTAL\_EOF\_CH $n$** : Indicates that the data corresponding to the last transmit descriptor(s) has been sent via transmit channel  $n$  and the EOF bit of this descriptor is 1.

- `GDMA_EVT_IN/OUT_FIFO_EMPTY_CH $n$` : Indicates that the TX FIFO or RX FIFO has become empty.
- `GDMA_EVT_IN/OUT_FIFO_FULL_CH $n$` : Indicates that the TX FIFO or RX FIFO has become full.

As mentioned above, events generated by a peripheral can trigger its own tasks. For example, the `GDMA_EVT_OUT_TOTAL_EOF_CH0` event can trigger the `GDMA_TASK_IN_START_CH1` task, and in this way trigger a new round of GDMA operations.

### 3.5 GDMA Interrupts

- `GDMA_OUT_TOTAL_EOF_CH $n$ _INT`: Triggered when all data corresponding to a linked list (including multiple descriptors) has been sent via transmit channel  $n$ .
- `GDMA_IN_DSCR_EMPTY_CH $n$ _INT`: Triggered when the size of the buffer pointed by receive descriptors is smaller than the length of data to be received via receive channel  $n$ .
- `GDMA_OUT_DSCR_ERR_CH $n$ _INT`: Triggered when an error is detected in a transmit descriptor on transmit channel  $n$ .
- `GDMA_IN_DSCR_ERR_CH $n$ _INT`: Triggered when an error is detected in a receive descriptor on receive channel  $n$ .
- `GDMA_OUT_EOF_CH $n$ _INT`: Triggered when EOF in a transmit descriptor is 1 and data corresponding to this descriptor has been sent via transmit channel  $n$ . If `GDMA_OUT_EOF_MODE_CH $n$`  is 0, this interrupt will be triggered when the last byte of data corresponding to this descriptor enters GDMA's transmit channel; if `GDMA_OUT_EOF_MODE_CH $n$`  is 1, this interrupt is triggered when the last byte of data is taken from GDMA's transmit channel.
- `GDMA_OUT_DONE_CH $n$ _INT`: Triggered when all data corresponding to a transmit descriptor has been sent via transmit channel  $n$ .
- `GDMA_IN_ERR_EOF_CH $n$ _INT`: Triggered when an error is detected in the data frame or packet received via receive channel  $n$ . This interrupt is used only for UHCI0 peripheral (UART0 or UART1).
- `GDMA_IN_SUC_EOF_CH $n$ _INT`: Triggered when the `suc_eof` bit in a receive descriptor is 1 and the data corresponding to this receive descriptor has been received (i.e. when the data frame or packet corresponding to an inlink has been received) via receive channel  $n$ .
- `GDMA_IN_DONE_CH $n$ _INT`: Triggered when all data corresponding to a receive descriptor has been received via receive channel  $n$ .

### 3.6 Programming Procedures

The clock gating for GDMA can be configured via `PCR_GDMA_CLK_EN`, and is enabled by default. GDMA can be reset by configuring `PCR_GDMA_RST_EN`.

#### 3.6.1 Programming Procedures for GDMA's Transmit Channel

To transmit data, GDMA's transmit channel should be configured by software as follows:

1. Set `GDMA_OUT_RST_CH $n$`  first to 1 and then to 0, to reset the state machine of GDMA's transmit channel and FIFO pointer.
2. Load an outlink, and configure `GDMA_OUTLINK_ADDR_CH $n$`  with address of the first transmit descriptor.

3. Configure `GDMA_PERI_OUT_SEL_CHn` with the value corresponding to the peripheral to be connected, as shown in Table 3-1.
4. Set `GDMA_OUTLINK_START_CHn` to enable GDMA's transmit channel for data transfer.
5. Configure and enable the corresponding peripheral (SPI2, UHCI0 (UART0 or UART1), I2S, AES, SHA, and ADC). See details in individual chapters of these peripherals.
6. Wait for `GDMA_OUT_EOF_CHn_INT` interrupt, which indicates the completion of data transfer.

### 3.6.2 Programming Procedures for GDMA's Receive Channel

To receive data, GDMA's receive channel should be configured by software as follows:

1. Set `GDMA_IN_RST_CHn` first to 1 and then to 0, to reset the state machine of GDMA's receive channel and FIFO pointer.
2. Load an inlink, and configure `GDMA_INLINK_ADDR_CHn` with address of the first receive descriptor.
3. Configure `GDMA_PERI_IN_SEL_CHn` with the value corresponding to the peripheral to be connected, as shown in Table 3-1.
4. Set `GDMA_INLINK_START_CHn` to enable GDMA's receive channel for data transfer.
5. Configure and enable the corresponding peripheral (SPI2, UHCI0 (UART0 or UART1), I2S, AES, SHA, and ADC). See details in individual chapters of these peripherals.
6. Wait for `GDMA_IN_SUC_EOF_CHn_INT` interrupt, which indicates that a data frame or packet has been received.

### 3.6.3 Programming Procedures for Memory-to-Memory Transfer

To transfer data from one memory location to another, GDMA should be configured by software as follows:

1. Set `GDMA_OUT_RST_CHn` first to 1 and then to 0, to reset the state machine of GDMA's transmit channel and FIFO pointer.
2. Set `GDMA_IN_RST_CHn` first to 1 and then to 0, to reset the state machine of GDMA's receive channel and FIFO pointer.
3. Load an outlink, and configure `GDMA_OUTLINK_ADDR_CHn` with address of the first transmit descriptor.
4. Load an inlink, and configure `GDMA_INLINK_ADDR_CHn` with address of the first receive descriptor.
5. Set `GDMA_MEM_TRANS_EN_CHn` to enable memory-to-memory transfer.
6. Set `GDMA_OUTLINK_START_CHn` to enable GDMA's transmit channel for data transfer.
7. Set `GDMA_INLINK_START_CHn` to enable GDMA's receive channel for data transfer.
8. Wait for `GDMA_IN_SUC_EOF_CHn_INT` interrupt, which indicates that a data transaction has been completed.

## 3.7 Register Summary

The addresses in this section are relative to GDMA base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Interrupt Registers</b>			
GDMA_IN_INT_RAW_CH0_REG	Raw interrupt status of RX channel 0	0x0000	R/WTC/SS
GDMA_IN_INT_ST_CH0_REG	Masked interrupt status of RX channel 0	0x0004	RO
GDMA_IN_INT_ENA_CH0_REG	Interrupt enable bits of RX channel 0	0x0008	R/W
GDMA_IN_INT_CLR_CH0_REG	Interrupt clear bits of RX channel 0	0x000C	WT
GDMA_IN_INT_RAW_CH1_REG	Raw interrupt status interrupt of TX channel 1	0x0010	R/WTC/SS
GDMA_IN_INT_ST_CH1_REG	Masked interrupt status of TX channel 1	0x0014	RO
GDMA_IN_INT_ENA_CH1_REG	Interrupt enable bits of TX channel 1	0x0018	R/W
GDMA_IN_INT_CLR_CH1_REG	Interrupt clear bits of TX channel 1	0x001C	WT
GDMA_IN_INT_RAW_CH2_REG	Raw interrupt status of RX channel 2	0x0020	R/WTC/SS
GDMA_IN_INT_ST_CH2_REG	Masked interrupt status of RX channel 2	0x0024	RO
GDMA_IN_INT_ENA_CH2_REG	Interrupt enable bits of RX channel 2	0x0028	R/W
GDMA_IN_INT_CLR_CH2_REG	Interrupt clear bits of RX channel 2	0x002C	WT
GDMA_OUT_INT_RAW_CH0_REG	Raw interrupt status of TX channel 0	0x0030	R/WTC/SS
GDMA_OUT_INT_ST_CH0_REG	Masked interrupt status of TX channel 0	0x0034	RO
GDMA_OUT_INT_ENA_CH0_REG	Interrupt enable bits of TX channel 0	0x0038	R/W
GDMA_OUT_INT_CLR_CH0_REG	Interrupt clear bits of TX channel 0	0x003C	WT
GDMA_OUT_INT_RAW_CH1_REG	Raw interrupt status of TX channel 1	0x0040	R/WTC/SS
GDMA_OUT_INT_ST_CH1_REG	Masked interrupt status of TX channel 1	0x0044	RO
GDMA_OUT_INT_ENA_CH1_REG	Interrupt enable bits of TX channel 1	0x0048	R/W
GDMA_OUT_INT_CLR_CH1_REG	Interrupt clear bits of TX channel 1	0x004C	WT
GDMA_OUT_INT_RAW_CH2_REG	Raw interrupt status of TX channel 2	0x0050	R/WTC/SS
GDMA_OUT_INT_ST_CH2_REG	Masked interrupt status of TX channel 2	0x0054	RO
GDMA_OUT_INT_ENA_CH2_REG	Interrupt enable bits of TX channel 2	0x0058	R/W
GDMA_OUT_INT_CLR_CH2_REG	Interrupt clear bits of TX channel 2	0x005C	WT
<b>Debug Registers</b>			
GDMA_AHB_TEST_REG	Reserved	0x0060	R/W
<b>Configuration Registers</b>			
GDMA_MISC_CONF_REG	Miscellaneous register	0x0064	R/W
GDMA_IN_CONF0_CH0_REG	Configuration register 0 of RX channel 0	0x0070	R/W
GDMA_IN_CONF1_CH0_REG	Configuration register 1 of RX channel 0	0x0074	R/W
GDMA_IN_POP_CH0_REG	Pop control register of RX channel 0	0x007C	varies
GDMA_IN_LINK_CH0_REG	Linked list descriptor configuration and control register of RX channel 0	0x0080	varies
GDMA_OUT_CONF0_CH0_REG	Configuration register 0 of TX channel 0	0x00D0	R/W
GDMA_OUT_CONF1_CH0_REG	Configuration register 1 of TX channel 0	0x00D4	R/W
GDMA_OUT_PUSH_CH0_REG	Push control register of RX channel 0	0x00DC	varies

Name	Description	Address	Access
GDMA_OUT_LINK_CH0_REG	Linked list descriptor configuration and control register of TX channel 0	0x00E0	varies
GDMA_IN_CONF0_CH1_REG	Configuration register 0 of RX channel 1	0x0130	R/W
GDMA_IN_CONF1_CH1_REG	Configuration register 1 of RX channel 1	0x0134	R/W
GDMA_IN_POP_CH1_REG	Pop control register of RX channel 1	0x013C	varies
GDMA_IN_LINK_CH1_REG	Linked list descriptor configuration and control register of RX channel 1	0x0140	varies
GDMA_OUT_CONF0_CH1_REG	Configuration register 0 of TX channel 1	0x0190	R/W
GDMA_OUT_CONF1_CH1_REG	Configuration register 1 of TX channel 1	0x0194	R/W
GDMA_OUT_PUSH_CH1_REG	Push control register of RX channel 1	0x019C	varies
GDMA_OUT_LINK_CH1_REG	Linked list descriptor configuration and control register of TX channel 1	0x01A0	varies
GDMA_IN_CONF0_CH2_REG	Configuration register 0 of RX channel 2	0x01F0	R/W
GDMA_IN_CONF1_CH2_REG	Configuration register 1 of RX channel 2	0x01F4	R/W
GDMA_IN_POP_CH2_REG	Pop control register of RX channel 2	0x01FC	varies
GDMA_IN_LINK_CH2_REG	Linked list descriptor configuration and control register of RX channel 2	0x0200	varies
GDMA_OUT_CONF0_CH2_REG	Configuration register 0 of TX channel 2	0x0250	R/W
GDMA_OUT_CONF1_CH2_REG	Configuration register 1 of TX channel 2	0x0254	R/W
GDMA_OUT_PUSH_CH2_REG	Push control register of RX channel 2	0x025C	varies
GDMA_OUT_LINK_CH2_REG	Linked list descriptor configuration and control register of TX channel 2	0x0260	varies
<b>Version Register</b>			
GDMA_DATE_REG	Version control register	0x0068	R/W
<b>Status Registers</b>			
GDMA_INFIFO_STATUS_CH0_REG	Receive FIFO status of RX channel 0	0x0078	RO
GDMA_IN_STATE_CH0_REG	Receive status of RX channel 0	0x0084	RO
GDMA_IN_SUC_EOF_DES_ADDR_CH0_REG	Receive descriptor address when EOF occurs on RX channel 0	0x0088	RO
GDMA_IN_ERR_EOF_DES_ADDR_CH0_REG	Receive descriptor address when errors occur of RX channel 0	0x008C	RO
GDMA_IN_DSCR_CH0_REG	Current receive descriptor address of RX channel 0	0x0090	RO
GDMA_IN_DSCR_BF0_CH0_REG	The last receive descriptor address of RX channel 0	0x0094	RO
GDMA_IN_DSCR_BF1_CH0_REG	The second-to-last receive descriptor address of RX channel 0	0x0098	RO
GDMA_OUTFIFO_STATUS_CH0_REG	Transmit FIFO status of TX channel 0	0x00D8	RO
GDMA_OUT_STATE_CH0_REG	Transmit status of TX channel 0	0x00E4	RO
GDMA_OUT_EOF_DES_ADDR_CH0_REG	Transmit descriptor address when EOF occurs on TX channel 0	0x00E8	RO
GDMA_OUT_EOF_BFR_DES_ADDR_CH0_REG	The last transmit descriptor address when EOF occurs on TX channel 0	0x00EC	RO

Name	Description	Address	Access
<a href="#">GDMA_OUT_DSCR_CH0_REG</a>	Current transmit descriptor address of TX channel 0	0x00F0	RO
<a href="#">GDMA_OUT_DSCR_BF0_CH0_REG</a>	The last transmit descriptor address of TX channel 0	0x00F4	RO
<a href="#">GDMA_OUT_DSCR_BF1_CH0_REG</a>	The second-to-last transmit descriptor address of TX channel 0	0x00F8	RO
<a href="#">GDMA_INFIFO_STATUS_CH1_REG</a>	Receive FIFO status of RX channel 1	0x0138	RO
<a href="#">GDMA_IN_STATE_CH1_REG</a>	Receive status of RX channel 1	0x0144	RO
<a href="#">GDMA_IN_SUC_EOF_DES_ADDR_CH1_REG</a>	Receive descriptor address when EOF occurs on RX channel 1	0x0148	RO
<a href="#">GDMA_IN_ERR_EOF_DES_ADDR_CH1_REG</a>	Receive descriptor address when errors occur of RX channel 1	0x014C	RO
<a href="#">GDMA_IN_DSCR_CH1_REG</a>	Current receive descriptor address of RX channel 1	0x0150	RO
<a href="#">GDMA_IN_DSCR_BF0_CH1_REG</a>	The last receive descriptor address of RX channel 1	0x0154	RO
<a href="#">GDMA_IN_DSCR_BF1_CH1_REG</a>	The second-to-last receive descriptor address of RX channel 1	0x0158	RO
<a href="#">GDMA_OUTFIFO_STATUS_CH1_REG</a>	Transmit FIFO status of TX channel 1	0x0198	RO
<a href="#">GDMA_OUT_STATE_CH1_REG</a>	Transmit status of TX channel 1	0x01A4	RO
<a href="#">GDMA_OUT_EOF_DES_ADDR_CH1_REG</a>	Transmit descriptor address when EOF occurs on TX channel 1	0x01A8	RO
<a href="#">GDMA_OUT_EOF_BFR_DES_ADDR_CH1_REG</a>	The last transmit descriptor address when EOF occurs on TX channel 1	0x01AC	RO
<a href="#">GDMA_OUT_DSCR_CH1_REG</a>	Current transmit descriptor address of TX channel 1	0x01B0	RO
<a href="#">GDMA_OUT_DSCR_BF0_CH1_REG</a>	The last transmit descriptor address of TX channel 1	0x01B4	RO
<a href="#">GDMA_OUT_DSCR_BF1_CH1_REG</a>	The second-to-last transmit descriptor address of TX channel 1	0x01B8	RO
<a href="#">GDMA_INFIFO_STATUS_CH2_REG</a>	Receive FIFO status of RX channel 2	0x01F8	RO
<a href="#">GDMA_IN_STATE_CH2_REG</a>	Receive status of RX channel 2	0x0204	RO
<a href="#">GDMA_IN_SUC_EOF_DES_ADDR_CH2_REG</a>	Receive descriptor address when EOF occurs on RX channel 2	0x0208	RO
<a href="#">GDMA_IN_ERR_EOF_DES_ADDR_CH2_REG</a>	Receive descriptor address when errors occur of RX channel 2	0x020C	RO
<a href="#">GDMA_IN_DSCR_CH2_REG</a>	Current receive descriptor address of RX channel 2	0x0210	RO
<a href="#">GDMA_IN_DSCR_BF0_CH2_REG</a>	The last receive descriptor address of RX channel 2	0x0214	RO
<a href="#">GDMA_IN_DSCR_BF1_CH2_REG</a>	The second-to-last receive descriptor address of RX channel 2	0x0218	RO
<a href="#">GDMA_OUTFIFO_STATUS_CH2_REG</a>	Transmit FIFO status of TX channel 2	0x0258	RO
<a href="#">GDMA_OUT_STATE_CH2_REG</a>	Transmit status of TX channel 2	0x0264	RO



Name	Description	Address	Access
<a href="#">GDMA_OUT_EOF_DES_ADDR_CH2_REG</a>	Transmit descriptor address when EOF occurs on TX channel 2	0x0268	RO
<a href="#">GDMA_OUT_EOF_BFR_DES_ADDR_CH2_REG</a>	The last transmit descriptor address when EOF occurs on TX channel 2	0x026C	RO
<a href="#">GDMA_OUT_DSCR_CH2_REG</a>	Current transmit descriptor address of TX channel 2	0x0270	RO
<a href="#">GDMA_OUT_DSCR_BF0_CH2_REG</a>	The last transmit descriptor address of TX channel 2	0x0274	RO
<a href="#">GDMA_OUT_DSCR_BF1_CH2_REG</a>	The second-to-last transmit descriptor address of TX channel 2	0x0278	RO
<b>Priority Registers</b>			
<a href="#">GDMA_IN_PRI_CH0_REG</a>	Priority register of RX channel 0	0x009C	R/W
<a href="#">GDMA_OUT_PRI_CH0_REG</a>	Priority register of TX channel 0	0x00FC	R/W
<a href="#">GDMA_IN_PRI_CH1_REG</a>	Priority register of RX channel 1	0x015C	R/W
<a href="#">GDMA_OUT_PRI_CH1_REG</a>	Priority register of TX channel 1	0x01BC	R/W
<a href="#">GDMA_IN_PRI_CH2_REG</a>	Priority register of RX channel 2	0x021C	R/W
<a href="#">GDMA_OUT_PRI_CH2_REG</a>	Priority register of TX channel 2	0x027C	R/W
<b>Peripheral Selection Registers</b>			
<a href="#">GDMA_IN_PERI_SEL_CH0_REG</a>	Peripheral selection register of RX channel 0	0x00A0	R/W
<a href="#">GDMA_OUT_PERI_SEL_CH0_REG</a>	Peripheral selection register of TX channel 0	0x0100	R/W
<a href="#">GDMA_IN_PERI_SEL_CH1_REG</a>	Peripheral selection register of RX channel 1	0x0160	R/W
<a href="#">GDMA_OUT_PERI_SEL_CH1_REG</a>	Peripheral selection register of TX channel 1	0x01C0	R/W
<a href="#">GDMA_IN_PERI_SEL_CH2_REG</a>	Peripheral selection register of RX channel 2	0x0220	R/W
<a href="#">GDMA_OUT_PERI_SEL_CH2_REG</a>	Peripheral selection register of TX channel 2	0x0280	R/W

## 3.8 Registers

The addresses in this section are relative to GDMA base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 3.1. GDMA\_IN\_INT\_RAW\_CH $n$ \_REG ( $n$ : 0-2) (0x0000+0x10\* $n$ )**

(reserved)														GDMA_INFIFO_UDF_CH0_INT_RAW GDMA_INFIFO_OVF_CH0_INT_RAW GDMA_IN_DSCR_EMPTY_CH0_INT_RAW GDMA_IN_DSCR_ERR_CH0_INT_RAW GDMA_IN_SUC_EOF_CH0_INT_RAW GDMA_IN_DONE_CH0_INT_RAW											
31															7	6	5	4	3	2	1	0			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

**GDMA\_IN\_DONE\_CH $n$ \_INT\_RAW** The raw interrupt status of GDMA\_IN\_DONE\_CH $n$ \_INT. (R/WTC/SS)

**GDMA\_IN\_SUC\_EOF\_CH $n$ \_INT\_RAW** The raw interrupt status of GDMA\_IN\_SUC\_EOF\_CH $n$ \_INT. For UHCI0 this bit turns to 1 when the last data byte pointed by one receive descriptor has been received and no data error is detected for RX channel 0. (R/WTC/SS)

**GDMA\_IN\_ERR\_EOF\_CH $n$ \_INT\_RAW** The raw interrupt status of GDMA\_IN\_ERR\_EOF\_CH $n$ \_INT. Valid only for UHCI0. (R/WTC/SS)


**GDMA\_IN\_DSCR\_ERR\_CH $n$ \_INT\_RAW** The raw interrupt status of GDMA\_IN\_DSCR\_ERR\_CH $n$ \_INT. (R/WTC/SS)

**GDMA\_IN\_DSCR\_EMPTY\_CH $n$ \_INT\_RAW** The raw interrupt status of GDMA\_IN\_DSCR\_EMPTY\_CH $n$ \_INT. (R/WTC/SS)

**GDMA\_INFIFO\_OVF\_CH $n$ \_INT\_RAW** The raw interrupt status of GDMA\_INFIFO\_OVF\_CH $n$ \_INT. (R/WTC/SS)

**GDMA\_INFIFO\_UDF\_CH $n$ \_INT\_RAW** The raw interrupt status of GDMA\_INFIFO\_UDF\_CH $n$ \_INT. (R/WTC/SS)

**Register 3.2. GDMA\_IN\_INT\_ST\_CH $n$ \_REG (n: 0-2) (0x0004+0x10\*n)**



**GDMA\_IN\_DONE\_CH $n$ \_INT\_ST** The masked interrupt status of GDMA\_IN\_DONE\_CH $n$ \_INT. (RO)

**GDMA\_IN\_SUC\_EOF\_CH $n$ \_INT\_ST** The masked interrupt status of GDMA\_IN\_SUC\_EOF\_CH $n$ \_INT. (RO)

**GDMA\_IN\_ERR\_EOF\_CH $n$ \_INT\_ST** The masked interrupt status of GDMA\_IN\_ERR\_EOF\_CH $n$ \_INT. (RO)


**GDMA\_IN\_DSCR\_ERR\_CH $n$ \_INT\_ST** The masked interrupt status of GDMA\_IN\_DSCR\_ERR\_CH $n$ \_INT. (RO)

**GDMA\_IN\_DSCR\_EMPTY\_CH $n$ \_INT\_ST** The masked interrupt status of GDMA\_IN\_DSCR\_EMPTY\_CH $n$ \_INT. (RO)

**GDMA\_INFIFO\_OVF\_CH $n$ \_INT\_ST** The masked interrupt status of GDMA\_INFIFO\_OVF\_CH $n$ \_INT. (RO)


**GDMA\_INFIFO\_UDF\_CH $n$ \_INT\_ST** The masked interrupt status of GDMA\_INFIFO\_UDF\_CH $n$ \_INT. (RO)

**Register 3.3. GDMA\_IN\_INT\_ENA\_CH $n$ \_REG ( $n$ : 0-2) (0x0008+0x10\* $n$ )**



- GDMA\_IN\_DONE\_CH $n$ \_INT\_ENA** Write 1 to enable GDMA\_IN\_DONE\_CH $n$ \_INT. (R/W)
- GDMA\_IN\_SUC\_EOF\_CH $n$ \_INT\_ENA** Write 1 to enable GDMA\_IN\_SUC\_EOF\_CH $n$ \_INT. (R/W)
- GDMA\_IN\_ERR\_EOF\_CH $n$ \_INT\_ENA** Write 1 to enable GDMA\_IN\_ERR\_EOF\_CH $n$ \_INT. (R/W)
- GDMA\_IN\_DSCR\_ERR\_CH $n$ \_INT\_ENA** Write 1 to enable GDMA\_IN\_DSCR\_ERR\_CH $n$ \_INT. (R/W)
- GDMA\_IN\_DSCR\_EMPTY\_CH $n$ \_INT\_ENA** Write 1 to enable GDMA\_IN\_DSCR\_EMPTY\_CH $n$ \_INT. (R/W)
- GDMA\_INFIFO\_OVF\_CH $n$ \_INT\_ENA** Write 1 to enable GDMA\_INFIFO\_OVF\_CH $n$ \_INT. (R/W)
- GDMA\_INFIFO\_UDF\_CH $n$ \_INT\_ENA** Write 1 to enable GDMA\_INFIFO\_UDF\_CH $n$ \_INT. (R/W)

Register 3.4. GDMA\_IN\_INT\_CLR\_CH<sub>n</sub>\_REG (*n*: 0-2) (0x000C+0x10\**n*)



**GDMA\_IN\_DONE\_CH<sub>n</sub>\_INT\_CLR** Write 1 to clear GDMA\_IN\_DONE\_CH<sub>n</sub>\_INT. (WT)

**GDMA\_IN\_SUC\_EOF\_CH<sub>n</sub>\_INT\_CLR** Write 1 to clear GDMA\_IN\_SUC\_EOF\_CH<sub>n</sub>\_INT. (WT)

**GDMA\_IN\_ERR\_EOF\_CH<sub>n</sub>\_INT\_CLR** Write 1 to clear GDMA\_IN\_ERR\_EOF\_CH<sub>n</sub>\_INT. (WT)


**GDMA\_IN\_DSCR\_ERR\_CH<sub>n</sub>\_INT\_CLR** Write 1 to clear GDMA\_IN\_DSCR\_ERR\_CH<sub>n</sub>\_INT. (WT)

**GDMA\_IN\_DSCR\_EMPTY\_CH<sub>n</sub>\_INT\_CLR** Write 1 to clear GDMA\_IN\_DSCR\_EMPTY\_CH<sub>n</sub>\_INT. (WT)

**GDMA\_IN\_FIFO\_OVF\_CH<sub>n</sub>\_INT\_CLR** Write 1 to clear GDMA\_IN\_FIFO\_OVF\_CH<sub>n</sub>\_INT. (WT)

**GDMA\_IN\_FIFO\_UDF\_CH<sub>n</sub>\_INT\_CLR** Write 1 to clear GDMA\_IN\_FIFO\_UDF\_CH<sub>n</sub>\_INT. (WT)

**Register 3.5. GDMA\_OUT\_INT\_RAW\_CH $n$ \_REG ( $n$ : 0-2) (0x0030+0x10\* $n$ )**



**GDMA\_OUT\_DONE\_CH $n$ \_INT\_RAW** The raw interrupt status of GDMA\_OUT\_DONE\_CH $n$ \_INT.  
(R/WTC/SS)

**GDMA\_OUT\_EOF\_CH $n$ \_INT\_RAW** The raw interrupt status of GDMA\_OUT\_EOF\_CH $n$ \_INT.  
(R/WTC/SS)


**GDMA\_OUT\_DSCR\_ERR\_CH $n$ \_INT\_RAW** The raw interrupt status of  
GDMA\_OUT\_DSCR\_ERR\_CH $n$ \_INT. (R/WTC/SS)

**GDMA\_OUT\_TOTAL\_EOF\_CH $n$ \_INT\_RAW** The raw interrupt status of  
GDMA\_OUT\_TOTAL\_EOF\_CH $n$ \_INT. (R/WTC/SS)

**GDMA\_OUTFIFO\_OVF\_CH $n$ \_INT\_RAW** The raw interrupt status of  
GDMA\_OUTFIFO\_OVF\_CH $n$ \_INT. (R/WTC/SS)

**GDMA\_OUTFIFO\_UDF\_CH $n$ \_INT\_RAW** The raw interrupt status of  
GDMA\_OUTFIFO\_UDF\_CH $n$ \_INT. (R/WTC/SS)

Register 3.6. GDMA\_OUT\_INT\_ST\_CH $n$ \_REG ( $n$ : 0-2) (0x0034+0x10\* $n$ )



**GDMA\_OUT\_DONE\_CH $n$ \_INT\_ST** The masked interrupt status of GDMA\_OUT\_DONE\_CH $n$ \_INT. (RO)

**GDMA\_OUT\_EOF\_CH $n$ \_INT\_ST** The masked interrupt status of GDMA\_OUT\_EOF\_CH $n$ \_INT. (RO)


**GDMA\_OUT\_DSCR\_ERR\_CH $n$ \_INT\_ST** The masked interrupt status of GDMA\_OUT\_DSCR\_ERR\_CH $n$ \_INT. (RO)

**GDMA\_OUT\_TOTAL\_EOF\_CH $n$ \_INT\_ST** The masked interrupt status of GDMA\_OUT\_TOTAL\_EOF\_CH $n$ \_INT. (RO)

**GDMA\_OUTFIFO\_OVF\_CH $n$ \_INT\_ST** The masked interrupt status of GDMA\_OUTFIFO\_OVF\_CH $n$ \_INT. (RO)

**GDMA\_OUTFIFO\_UDF\_CH $n$ \_INT\_ST** The masked interrupt status of GDMA\_OUTFIFO\_UDF\_CH $n$ \_INT. (RO)

Register 3.7. GDMA\_OUT\_INT\_ENA\_CH $n$ \_REG ( $n$ : 0-2) (0x0038+0x10\* $n$ )



**GDMA\_OUT\_DONE\_CH $n$ \_INT\_ENA** Write 1 to enable GDMA\_OUT\_DONE\_CH $n$ \_INT. (R/W)

**GDMA\_OUT\_EOF\_CH $n$ \_INT\_ENA** Write 1 to enable GDMA\_OUT\_EOF\_CH $n$ \_INT. (R/W)


**GDMA\_OUT\_DSCR\_ERR\_CH $n$ \_INT\_ENA** Write 1 to enable GDMA\_OUT\_DSCR\_ERR\_CH $n$ \_INT. (R/W)

**GDMA\_OUT\_TOTAL\_EOF\_CH $n$ \_INT\_ENA** Write 1 to enable GDMA\_OUT\_TOTAL\_EOF\_CH $n$ \_INT. (R/W)

**GDMA\_OUT\_FIFO\_OVF\_CH $n$ \_INT\_ENA** Write 1 to enable GDMA\_OUT\_FIFO\_OVF\_CH $n$ \_INT. (R/W)

**GDMA\_OUT\_FIFO\_UDF\_CH $n$ \_INT\_ENA** Write 1 to enable GDMA\_OUT\_FIFO\_UDF\_CH $n$ \_INT. (R/W)



Register 3.8. GDMA\_OUT\_INT\_CLR\_CH $n$ \_REG ( $n$ : 0-2) (0x003C+0x10\* $n$ )

**GDMA\_OUT\_DONE\_CH $n$ \_INT\_CLR** Write 1 to clear GDMA\_OUT\_DONE\_CH $n$ \_INT. (WT)

**GDMA\_OUT\_EOF\_CH $n$ \_INT\_CLR** Write 1 to clear GDMA\_OUT\_EOF\_CH $n$ \_INT. (WT)


**GDMA\_OUT\_DSCR\_ERR\_CH $n$ \_INT\_CLR** Write 1 to clear GDMA\_OUT\_DSCR\_ERR\_CH $n$ \_INT. (WT)

**GDMA\_OUT\_TOTAL\_EOF\_CH $n$ \_INT\_CLR** Write 1 to clear GDMA\_OUT\_TOTAL\_EOF\_CH $n$ \_INT.  
(WT)

**GDMA\_OUTFIFO\_OVF\_CH $n$ \_INT\_CLR** Write 1 to clear GDMA\_OUTFIFO\_OVF\_CH $n$ \_INT. (WT)

**GDMA\_OUTFIFO\_UDF\_CH $n$ \_INT\_CLR** Write 1 to clear GDMA\_OUTFIFO\_UDF\_CH $n$ \_INT. (WT)


## Register 3.9. GDMA\_AHB\_TEST\_REG (0x0060)



**GDMA\_AHB\_TESTMODE** Reserved. (R/W)

**GDMA\_AHB\_TESTADDR** Reserved. (R/W)

**Register 3.10. GDMA\_MISC\_CONF\_REG (0x0064)**



**GDMA\_AHB\_RST\_INTER** Write 1 and then 0 to reset the internal AHB FSM. (R/W)

**GDMA\_ARB\_PRI\_DIS** Configures whether or not to disable the fixed-priority channel arbitration.

0: Enable

1: Disable

(R/W)


**GDMA\_CLK\_EN** Configures clock gating.

0: Support clock only when the application writes registers.

1: Always force the clock on for registers.

(R/W)

**Register 3.11. GDMA\_IN\_CONF0\_CH $n$ \_REG ( $n$ : 0-2) (0x0070+0xC0\* $n$ )**



**GDMA\_IN\_RST\_CH $n$**  Write 1 and then 0 to reset GDMA channel 0 RX FSM and RX FIFO pointer. (R/W)

**GDMA\_IN\_LOOP\_TEST\_CH $n$**  Reserved. (R/W)

**GDMA\_INDSOCR\_BURST\_EN\_CH $n$**  Configures whether or not to enable INCR burst transfer for RX channel  $n$  to read descriptors.  
 0: Disable  
 1: Enable  
 (R/W)


**GDMA\_IN\_DATA\_BURST\_EN\_CH $n$**  Configures whether or not to enable INCR burst transfer for RX channel  $n$ .  
 0: Disable  
 1: Enable  
 (R/W)

**GDMA\_MEM\_TRANS\_EN\_CH $n$**  Configures whether or not to enable memory-to-memory data transfer.  
 0: Disable  
 1: Enable  
 (R/W)

**GDMA\_IN\_ETM\_EN\_CH $n$**  Configures whether or not to enable ETM control for RX channel  $n$ .  
 0: Disable  
 1: Enable  
 (R/W)



Register 3.14. GDMA\_IN\_LINK\_CH $n$ \_REG ( $n$ : 0-2) (0x0080+0xC0\* $n$ )



**GDMA\_INLINK\_ADDR\_CH $n$**  Represents the lower 20 bits of the first receive descriptor’s address.  
(R/W)


**GDMA\_INLINK\_AUTO\_RET\_CH $n$**  Configures whether or not to return to current receive descriptor’s address when there are some errors in current receiving data.  
0: Not return  
1: Return  
(R/W)

**GDMA\_INLINK\_STOP\_CH $n$**  Configures whether or not to stop GDMA’s RX channel  $n$  from receiving data.  
0: Invalid. No effect  
1: Stop  
(WT)

**GDMA\_INLINK\_START\_CH $n$**  Configures whether or not to enable GDMA’s RX channel  $n$  for data transfer.  
0: Disable  
1: Enable  
(WT)

**GDMA\_INLINK\_RESTART\_CH $n$**  Configures whether or not to restart RX channel  $n$  for GDMA transfer.  
0: Invalid. No effect  
1: Restart  
(WT)

**GDMA\_INLINK\_PARK\_CH $n$**  Represents the status of the receive descriptor’s FSM.  
0: Running  
1: Idle  
(RO)

Register 3.15. GDMA\_OUT\_CONF0\_CH $n$ \_REG ( $n$ : 0-2) (0x00D0+0xC0\* $n$ )

**GDMA\_OUT\_RST\_CH $n$**  Configures the reset state of GDMA channel  $n$  TX FSM and TX FIFO pointer.

0: Release reset

1: Reset

(R/W)

**GDMA\_OUT\_LOOP\_TEST\_CH $n$**  Reserved. (R/W)

**GDMA\_OUT\_AUTO\_WRBACK\_CH $n$**  Configures whether or not to enable automatic outlink write-back when all the data in TX FIFO has been transmitted.

0: Disable

1: Enable

(R/W)

**GDMA\_OUT\_EOF\_MODE\_CH $n$**  Configures when to generate EOF flag.

0: EOF flag for TX channel  $n$  is generated when data to be transmitted has been pushed into FIFO in GDMA.

1: EOF flag for TX channel  $n$  is generated when data to be transmitted has been popped from FIFO in GDMA.

(R/W)

**GDMA\_OUTDSCR\_BURST\_EN\_CH $n$**  Configures whether or not to enable INCR burst transfer for TX channel  $n$  reading descriptors.

0: Disable

1: Enable

(R/W)

**GDMA\_OUT\_DATA\_BURST\_EN\_CH $n$**  Configures whether or not to enable INCR burst transfer for TX channel  $n$ .

0: Disable

1: Enable


(R/W)

**GDMA\_OUT\_ETM\_EN\_CH $n$**  Configures whether or not to enable ETM control for TX channel  $n$ .

0: Disable

1: Enable

(R/W)


Register 3.16. GDMA\_OUT\_CONF1\_CH $n$ \_REG ( $n$ : 0-2) (0x00D4+0xC0\* $n$ )

**GDMA\_OUT\_CHECK\_OWNER\_CH $n$**  Configures whether or not to enable owner bit check for TX channel  $n$ .

0: Disable

1: Enable

(R/W)

Register 3.17. GDMA\_OUT\_PUSH\_CH $n$ \_REG ( $n$ : 0-2) (0x00DC+0xC0\* $n$ )

**GDMA\_OUTFIFO\_WDATA\_CH $n$**  Represents the data that need to be pushed into GDMA FIFO. (R/W)

**GDMA\_OUTFIFO\_PUSH\_CH $n$**  Configures whether or not to push data into GDMA FIFO.

0: Invalid. No effect

1: Push

(WT)

**Register 3.18. GDMA\_OUT\_LINK\_CH $n$ \_REG ( $n$ : 0-2) (0x00E0+0xC0\* $n$ )**

(reserved)								GDMA_OUTLINK_PARK_CH0 GDMA_OUTLINK_RESTART_CH0 GDMA_OUTLINK_START_CH0 GDMA_OUTLINK_STOP_CH0				GDMA_OUTLINK_ADDR_CH0																			
31								24	23	22	21	20	19																		0
0 0 0 0 0 0 0 0								1	0	0	0	0x000																	Reset		

**GDMA\_OUTLINK\_ADDR\_CH $n$**  Represents the lower 20 bits of the first transmit descriptor's address.  
(R/W)

**GDMA\_OUTLINK\_STOP\_CH $n$**  Configures whether or not to stop GDMA's TX channel  $n$  from transmitting data.

0: Invalid. No effect

1: Stop

(WT)

**GDMA\_OUTLINK\_START\_CH $n$**  Configures whether or not to enable GDMA's TX channel  $n$  for data transfer.

0: Disable

1: Enable

(WT)

**GDMA\_OUTLINK\_RESTART\_CH $n$**  Configures whether or not to restart TX channel  $n$  for GDMA transfer.

0: Invalid. No effect

1: Restart

(WT)

**GDMA\_OUTLINK\_PARK\_CH $n$**  Represents the status of the transmit descriptor's FSM.

0: Running

1: Idle

(RO)


**Register 3.19. GDMA\_DATE\_REG (0x0068)**

GDMA_DATE																																
31																															0	
0x2202250																																Reset

**GDMA\_DATE** Version control register. (R/W)



Register 3.20. **GDMA\_INFIFO\_STATUS\_CH $n$ \_REG** ( $n$ : 0-2) (0x0078+0xC0\* $n$ )



**GDMA\_INFIFO\_FULL\_CH $n$**  Represents whether or not L1 RX FIFO is full.

- 0: Not Full
- 1: Full
- (RO)

**GDMA\_INFIFO\_EMPTY\_CH $n$**  Represents whether or not L1 RX FIFO is empty.

- 0: Not empty
- 1: Empty
- (RO)

**GDMA\_INFIFO\_CNT\_CH $n$**  Represents the number of data bytes in L1 RX FIFO for RX channel  $n$ .

(RO)


**GDMA\_IN\_REMAIN\_UNDER\_1B\_CH $n$**  Reserved. (RO)

**GDMA\_IN\_REMAIN\_UNDER\_2B\_CH $n$**  Reserved. (RO)

**GDMA\_IN\_REMAIN\_UNDER\_3B\_CH $n$**  Reserved. (RO)

**GDMA\_IN\_REMAIN\_UNDER\_4B\_CH $n$**  Reserved. (RO)


**GDMA\_IN\_BUF\_HUNGRY\_CH $n$**  Reserved. (RO)

**Register 3.21. GDMA\_IN\_STATE\_CH $n$ \_REG ( $n$ : 0-2) (0x0084+0xC0\* $n$ )**


**GDMA\_INLINK\_DSCR\_ADDR\_CH $n$**  Represents the address of the lower 18 bits of the next receive descriptor to be processed. (RO)

**GDMA\_IN\_DSCR\_STATE\_CH $n$**  Reserved. (RO)


**GDMA\_IN\_STATE\_CH $n$**  Reserved. (RO)

**Register 3.22. GDMA\_IN\_SUC\_EOF\_DES\_ADDR\_CH $n$ \_REG ( $n$ : 0-2) (0x0088+0xC0\* $n$ )**

**GDMA\_IN\_SUC\_EOF\_DES\_ADDR\_CH $n$**  Represents the address of the receive descriptor when the EOF bit in this descriptor is 1. (RO)

**Register 3.23. GDMA\_IN\_ERR\_EOF\_DES\_ADDR\_CH<sub>n</sub>\_REG (*n*: 0-2) (0x008C+0xC0\**n*)**

**GDMA\_IN\_ERR\_EOF\_DES\_ADDR\_CH<sub>n</sub>** Represents the address of the receive descriptor when there are some errors in the currently received data. Valid only for UHCI0. (RO)


**Register 3.24. GDMA\_IN\_DSCR\_CH<sub>n</sub>\_REG (*n*: 0-2) (0x0090+0xC0\**n*)**

**GDMA\_INLINK\_DSCR\_CH<sub>n</sub>** Represents the address of the next receive descriptor x+1 pointed by the current receive descriptor that has already been fetched. (RO)

**Register 3.25. GDMA\_IN\_DSCR\_BF0\_CH<sub>n</sub>\_REG (*n*: 0-2) (0x0094+0xC0\**n*)**


**GDMA\_INLINK\_DSCR\_BF0\_CH<sub>n</sub>** Represents the address of the current receive descriptor x that has already been fetched. (RO)

**Register 3.26. GDMA\_IN\_DSCR\_BF1\_CH $n$ \_REG ( $n$ : 0-2) (0x0098+0xC0\* $n$ )**



**GDMA\_INLINK\_DSCR\_BF1\_CH $n$**  Represents the address of the previous receive descriptor  $x-1$  that has already been fetched. (RO)

**Register 3.27. GDMA\_OUTFIFO\_STATUS\_CH $n$ \_REG ( $n$ : 0-2) (0x00D8+0xC0\* $n$ )**



**GDMA\_OUTFIFO\_FULL\_CH $n$**  Represents whether or not L1 TX FIFO is full.

- 0: Not Full
  - 1: Full
- (RO)

**GDMA\_OUTFIFO\_EMPTY\_CH $n$**  Represents whether or not L1 TX FIFO is empty.

- 0: Not empty
  - 1: Empty
- (RO)


**GDMA\_OUTFIFO\_CNT\_CH $n$**  Represents the number of data bytes in L1 TX FIFO for TX channel  $n$ . (RO)

**GDMA\_OUT\_REMAIN\_UNDER\_1B\_CH $n$**  Reserved. (RO)

**GDMA\_OUT\_REMAIN\_UNDER\_2B\_CH $n$**  Reserved. (RO)

**GDMA\_OUT\_REMAIN\_UNDER\_3B\_CH $n$**  Reserved. (RO)


**GDMA\_OUT\_REMAIN\_UNDER\_4B\_CH $n$**  Reserved. (RO)

**Register 3.28. GDMA\_OUT\_STATE\_CH $n$ \_REG ( $n$ : 0-2) (0x00E4+0xC0\* $n$ )**


**GDMA\_OUTLINK\_DSCR\_ADDR\_CH $n$**  Represents the lower 18 bits of the address of the next transmit descriptor to be processed. (RO)

**GDMA\_OUT\_DSCR\_STATE\_CH $n$**  Reserved. (RO)


**GDMA\_OUT\_STATE\_CH $n$**  Reserved. (RO)

**Register 3.29. GDMA\_OUT\_EOF\_DES\_ADDR\_CH $n$ \_REG ( $n$ : 0-2) (0x00E8+0xC0\* $n$ )**


**GDMA\_OUT\_EOF\_DES\_ADDR\_CH $n$**  Represents the address of the transmit descriptor when the EOF bit in this descriptor is 1. (RO)

**Register 3.30. GDMA\_OUT\_EOF\_BFR\_DES\_ADDR\_CH $n$ \_REG ( $n$ : 0-2) (0x00EC+0xC0\* $n$ )**


**GDMA\_OUT\_EOF\_BFR\_DES\_ADDR\_CH $n$**  Represents the address of the transmit descriptor before the last transmit descriptor. (RO)

**Register 3.31. GDMA\_OUT\_DSCR\_CH $n$ \_REG ( $n$ : 0-2) (0x00F0+0xC0\* $n$ )**


**GDMA\_OUTLINK\_DSCR\_CH $n$**  Represents the address of the next transmit descriptor  $y+1$  pointed by the current transmit descriptor that has already been fetched. (RO)

**Register 3.32. GDMA\_OUT\_DSCR\_BF0\_CH $n$ \_REG ( $n$ : 0-2) (0x00F4+0xC0\* $n$ )**

**GDMA\_OUTLINK\_DSCR\_BF0\_CH $n$**  Represents the address of the current transmit descriptor  $y$  that has already been fetched. (RO)

**Register 3.33. GDMA\_OUT\_DSCR\_BF1\_CH $n$ \_REG ( $n$ : 0-2) (0x00F8+0xC0\* $n$ )**


**GDMA\_OUTLINK\_DSCR\_BF1\_CH $n$**  Represents the address of the previous transmit descriptor y-1 that has already been fetched. (RO)

**Register 3.34. GDMA\_IN\_PRI\_CH $n$ \_REG ( $n$ : 0-2) (0x009C+0xC0\* $n$ )**

**GDMA\_RX\_PRI\_CH $n$**  Configures the priority of RX channel  $n$ .

Value range: 0 ~ 9


The larger of the value, the higher of the priority. (R/W)

**Register 3.35. GDMA\_OUT\_PRI\_CH $n$ \_REG ( $n$ : 0-2) (0x00FC+0xC0\* $n$ )**

**GDMA\_TX\_PRI\_CH $n$**  Configures the priority of TX channel  $n$ .

Value range: 0 ~ 9


The larger of the value, the higher of the priority. (R/W)

Register 3.36. GDMA\_IN\_PERI\_SEL\_CH $n$ \_REG ( $n$ : 0-2) (0x00A0+0xC0\* $n$ )

**GDMA\_PERI\_IN\_SEL\_CH $n$**  Configures the peripheral connected to RX channel  $n$ .

- 0: SPI2
  - 1: Dummy-1
  - 2: UHCI0
  - 3: I2S0
  - 4: Dummy-4
  - 5: Dummy-5
  - 6: AES
  - 7: SHA
  - 8: ADC
  - 9: Parallel IO
  - 10 ~ 15: Dummy-10 ~ 15
- (R/W)



**Register 3.37. GDMA\_OUT\_PERI\_SEL\_CH $n$ \_REG ( $n$ : 0-2) (0x0100+0xC0\* $n$ )**


**GDMA\_PERI\_OUT\_SEL\_CH $n$**  Configures the peripheral connected to TX channel  $n$ .

- 0: SPI2
  - 1: Dummy-1
  - 2: UHCI0
  - 3: I2S0
  - 4: Dummy-4
  - 5: Dummy-5
  - 6: AES
  - 7: SHA
  - 8: ADC
  - 9: Parallel IO
  - 10 ~ 15: Dummy-10 ~ 15
- (R/W)

## 4 System and Memory

### 4.1 Overview

ESP32-C6 is an ultra-low power and highly-integrated system that integrates:

- a high-performance 32-bit RISC-V single-core processor (HP CPU), four-stage pipeline, clock frequency up to 160 MHz
- a low-power 32-bit RISC-V single-core processor (LP CPU), two-stage pipeline, clock frequency up to 20 MHz

All internal memory, external memory, and peripherals are located on the HP CPU and LP CPU buses.

### 4.2 Features

- **Address Space**
  - 832 KB of internal memory address space accessed from the instruction bus or data bus
  - 832 KB of peripheral address space
  - 16 MB of external memory virtual address space accessed from the instruction bus or the data bus
  - 512 KB of internal DMA address space
- **Internal Memory**
  - 320 KB internal ROM
  - 512 KB HP SRAM
  - 16 KB LP SRAM
- **External Memory**
  - Supports up to 16 MB external flash
- **Peripheral Space**
  - 52 modules/peripherals in total
- **GDMA**
  - 8 GDMA-supported modules/peripherals

Figure 4-1 illustrates the system structure and address mapping.




Figure 4-1. System Structure and Address Mapping

**Note:**

- The range of addresses available in the address space may be larger than the actual available memory of a particular type.
- For CPU Sub-system, please refer to Chapter 1 *High-Performance CPU*.

### 4.3 Functional Description

#### 4.3.1 Address Mapping

All the non-reserved addresses are accessible by the instruction bus and the data bus, that is, the instruction bus and the data bus access the same address space.

Both data bus and instruction bus of the HP CPU and LP CPU are little-endian. The HP CPU and LP CPU can access data via the data bus using single-byte, double-byte, and 4-byte alignment.

The CPU can:

- directly access the internal memory via both data bus and instruction bus.
- (for HP CPU only) directly access the external memory which is mapped into the address space via cache.
- directly access modules/peripherals via data bus.

Table 4-1 lists the address ranges on the data bus and instruction bus and their corresponding target memories.

Table 4-1. Memory Address Mapping

Bus Type	Boundary Address		Size	Target
	Low Address	High Address		
	0x0000_0000	0x3FFF_FFFF		Reserved
Data/Instruction bus	0x4000_0000	0x4004_FFFF	320 KB	ROM*
	0x4005_0000	0x407F_FFFF		Reserved
Data/Instruction bus	0x4080_0000	0x4087_FFFF	512 KB	HP SRAM*
	0x4088_0000	0x41FF_FFFF		Reserved
Data/Instruction bus	0x4200_0000	0x42FF_FFFF	16 MB	External memory
	0x4300_0000	0x4FFF_FFFF		Reserved
Data/Instruction bus	0x5000_0000	0x5000_3FFF	16 KB	LP SRAM*
	0x5000_4000	0x5FFF_FFFF		Reserved
Data/Instruction bus	0x6000_0000	0x600C_FFFF	832 KB	Peripherals
	0x600D_0000	0xFFFF_FFFF		Reserved

\* All of the internal memories are managed by Permission Control module. An internal memory can only be accessed when it is allowed by Permission Control, then the internal memory can be available to the HP CPU and LP CPU. For more information about Permission Control, please refer to Chapter 14 *Permission Control (PMS)*.

### 4.3.2 Internal Memory

ESP32-C6 consists of the following three types of internal memory:

- ROM (320 KB): The ROM is a read-only memory and can not be programmed. It contains the ROM code of some low-level system software and read-only data.
- HP SRAM (512 KB): The HP SRAM is a volatile memory that can be quickly accessed by the HP CPU or LP CPU (generally within a single HP CPU clock cycle for HP CPU).
- LP SRAM (16 KB): LP SRAM is also a volatile memory, however, in Deep-sleep mode, data stored in the LP SRAM will not be lost. The LP SRAM can be accessed by the HP CPU or LP CPU and is usually used to store program instructions and data that need to be kept in sleep mode.

#### 1. ROM

This 320 KB ROM is a read-only memory, addressed by the HP CPU through the instruction bus or through the data bus via 0x4000\_0000 ~ 0x4004\_FFFF in the same order, as shown in Table 4-1.

This means, for example, address 0x4004\_0000 can be accessed by the instruction bus or the data bus.

#### 2. HP SRAM

This 512 KB HP SRAM is a read-and-write memory, accessed by the HP CPU or LP CPU through the instruction bus or through the data bus in the same order as shown in Table 4-1.

#### 3. LP SRAM

This 16 KB LP SRAM is a read-and-write memory, accessed by the HP CPU or LP CPU through the instruction bus or through the data bus via their shared address 0x5000\_0000 ~ 0x5000\_3FFF as shown in Table 4-1.

LP SRAM can be accessed by the following modes:

- high-speed mode, i.e., the LP SRAM is accessed in HP CPU clock frequency. In this case:
  - HP CPU can access the LP SRAM without any latency.
  - But the latency of LP CPU accessing LP SRAM ranges from a few dozen to dozens of LP CPU cycles.
- low-speed mode, i.e., the LP SRAM is accessed in LP CPU clock frequency. In this case:
  - LP CPU can access the LP SRAM with zero cycle latency.
  - But the latency of HP CPU accessing LP SRAM ranges from a few dozen to dozens of HP CPU cycles.

You can switch the modes based on your application scenarios.

- If the LP CPU is not working, you can switch to high-speed mode to improve the access speed of the HP CPU.
- If the LP CPU is executing code in the LP SRAM, you can switch to the low-speed mode.

When the HP CPU is in sleep mode, you must switch to the low-speed mode.

Detailed configuration is as follows:

- Configure [LP\\_AON\\_FAST\\_MEM\\_MUX\\_SEL](#) to select the mode needed:
  - 1: high-speed mode
  - 0: low-speed mode
- Set [LP\\_AON\\_FAST\\_MEM\\_MUX\\_SEL\\_UPDATE](#) to start mode switch.
- Read [LP\\_AON\\_FAST\\_MEM\\_MUX\\_SEL\\_STATUS](#) to check if mode switch is done:
  - 0: mode is switched
  - 1: mode is not switched

### 4.3.3 External Memory

ESP32-C6 supports SPI, Dual SPI, Quad SPI, and QPI interfaces that allow connection to external flash. ESP32-C6 also supports hardware manual encryption and automatic decryption based on XTS-AES algorithm to protect users' programs and data in the external flash.

#### 4.3.3.1 External Memory Address Mapping

The HP CPU accesses the external memory via the cache. According to information inside the MMU (Memory Management Unit), the cache maps the HP CPU's address (0x4200\_0000 ~ 0x42FF\_FFFF) into a physical address of the external memory. Due to this address mapping, ESP32-C6 can address up to 16 MB external flash. Note that the instruction bus shares the same address space (16 MB) with the data bus to access the external memory.

#### 4.3.3.2 Cache

As shown in Figure 4-2, ESP32-C6 has a read-only uniform cache which is four-way set-associative. Its size is 32 KB and its block size is 32 bytes. The cache is accessible by the instruction bus and the data bus at the same time, but can only respond to one of them at a time. When a cache miss occurs, the cache controller will initiate a request to the external memory.




Figure 4-2. Cache Structure

### 4.3.3.3 Cache Operations

ESP32-C6 cache supports the following operations:

1. **Invalidate:** This operation is used to remove valid data in the cache. Once this operation is done, the deleted data is stored only in the external memory. If the HP CPU wants to access the data again, it needs to access the external memory. There are two types of invalidate operation: Invalidate-All and Manual-Invalidate. Manual-Invalidate is performed only on data in the specified area in the cache, while Invalidate-All is performed on all data in the cache.
2. **Preload:** This operation is to load instructions and data into the cache in advance. The minimum unit of preload-operation is one block. There are two types of preload-operation: manual preload (Manual-Preload) and automatic preload (Auto-Preload). Manual-Preload means that the hardware prefetches a piece of continuous data according to the virtual address specified by the software. Auto-Preload means the hardware prefetches a piece of continuous data according to the current address where the cache hits or misses (depending on configuration).
3. **Lock/Unlock:** The lock operation is used to prevent the data in the cache from being easily replaced. There are two types of lock: prelock and manual lock. When prelock is enabled, the cache locks the data in the specified area when filling the missing data to cache memory, while the data outside the specified area will not be locked. When manual lock is enabled, the cache checks the data that is already in the cache memory and locks the data only if it falls in the specified area, and leaves the data outside the specified area unlocked. When there are missing data, the cache will replace the data in the unlocked way first, so the data in the locked way is always stored in the cache and will not be replaced. But when all ways within the cache are locked, the cache will replace data, as if it was not locked. Unlocking is the reverse of locking, except that it only can be done manually.

Please note that Invalidate-All operation only works on the unlocked data. If you expect to perform such operation on the locked data, please unlock them first.

### 4.3.4 GDMA Address Space

The General Direct Memory Access (GDMA) peripheral consisting of three TX channels and three RX channels provides Direct Memory Access (DMA) service, including:

- data transfers between different locations of internal memory
- data transfers between modules/peripherals and internal memory

GDMA uses the same addresses as the data bus to access HP SRAM, i.e., GDMA uses address range 0x4080\_0000 ~ 0x4087\_FFFF to access HP SRAM.

Eight modules/peripherals in ESP32-C6 work together with GDMA. As shown in Figure 4-3, eight vertical lines correspond to these eight modules/peripherals with GDMA function. The horizontal line represents a certain channel of GDMA (can be any channel), and the intersection of the vertical line and the horizontal line indicates that a module/peripheral has the ability to access the corresponding channel of GDMA. If there are multiple intersections on the same line, it means that these peripherals/modules can not enable the GDMA function at the same time.




Figure 4-3. Modules/peripherals that can work with GDMA

These modules/peripherals can access any memory available to GDMA. For more information, please refer to Chapter 3 *GDMA Controller (GDMA)*.

**Note:**

When accessing a memory via GDMA, a corresponding access permission is needed, otherwise this access may fail. For more information about permission control, please refer to Chapter 14 *Permission Control (PMS)*.

### 4.3.5 Modules/Peripherals Address Mapping

Table 4-2 lists all the modules/peripherals and their respective address ranges. Note that the address space of specific modules/peripherals is defined by “Boundary Address” (including both Low Address and High Address).

Table 4-2. Module/Peripheral Address Mapping

Target	Boundary Address		Size (KB)
	Low Address	High Address	
UART Controller 0 (UART0)	0x6000_0000	0x6000_0FFF	4
UART Controller 1 (UART1)	0x6000_1000	0x6000_1FFF	4
SPI Controller 0 (SPI0)	0x6000_2000	0x6000_2FFF	4
SPI Controller 1 (SPI1)	0x6000_3000	0x6000_3FFF	4
I2C Controller (I2C)	0x6000_4000	0x6000_4FFF	4
UHCI Controller (UHCI)	0x6000_5000	0x6000_5FFF	4
Remote Control Peripheral (RMT)	0x6000_6000	0x6000_6FFF	4
LED PWM Controller (LEDC)	0x6000_7000	0x6000_7FFF	4
Timer Group 0 (TIMG0)	0x6000_8000	0x6000_8FFF	4
Timer Group 1 (TIMG1)	0x6000_9000	0x6000_9FFF	4
System Timer (SYSTIMER)	0x6000_A000	0x6000_AFFF	4
Two-wire Automotive Interface 0 (TWA0)	0x6000_B000	0x6000_BFFF	4
I2S Controller (I2S)	0x6000_C000	0x6000_CFFF	4
Two-wire Automotive Interface 1 (TWA1)	0x6000_D000	0x6000_DFFF	4
Successive Approximation ADC (SAR ADC)	0x6000_E000	0x6000_EFFF	4
USB Serial/JTAG Controller	0x6000_F000	0x6000_FFFF	4
Interrupt Matrix (INTMTX)	0x6001_0000	0x6001_0FFF	4
Reserved	0x6001_1000	0x6001_1FFF	
Pulse Count Controller (PCNT)	0x6001_2000	0x6001_2FFF	4
Event Task Matrix (SOC_ETM)	0x6001_3000	0x6001_3FFF	4
Motor Control PWM (MCPWM)	0x6001_4000	0x6001_4FFF	4
Parallel IO Controller (PARL_IO)	0x6001_5000	0x6001_5FFF	4
SDIO HINF*	0x6001_6000	0x6001_6FFF	4
SDIO SLC*	0x6001_7000	0x6001_7FFF	4
SDIO SLCHOST*	0x6001_8000	0x6001_8FFF	4
Reserved	0x6001_9000	0x6007_FFFF	
GDMA Controller (GDMA)	0x6008_0000	0x6008_0FFF	4
General Purpose SPI2 (GP-SPI2)	0x6008_1000	0x6008_1FFF	4
Reserved	0x6008_2000	0x6008_7FFF	
AES Accelerator (AES)	0x6008_8000	0x6008_8FFF	4
SHA Accelerator (SHA)	0x6008_9000	0x6008_9FFF	4
RSA Accelerator (RSA)	0x6008_A000	0x6008_AFFF	4
ECC Accelerator (ECC)	0x6008_B000	0x6008_BFFF	4
Digital Signature (DS)	0x6008_C000	0x6008_CFFF	4
HMAC Accelerator (HMAC)	0x6008_D000	0x6008_DFFF	4
Reserved	0x6008_E000	0x6008_FFFF	
IO MUX	0x6009_0000	0x6009_0FFF	4
GPIO Matrix	0x6009_1000	0x6009_1FFF	4
Memory Assess Monitor (MEM_MONITOR)*	0x6009_2000	0x6009_2FFF	4

Cont'd on next page



Table 4-2 – cont'd from previous page

Target	Boundary Address		Size (KB)
	Low Address	High Address	
Reserved	0x6009_4000	0x6009_4FFF	
HP System Register (HP_SYSREG)	0x6009_5000	0x6009_5FFF	4
Power/Clock/Reset (PCR) Register	0x6009_6000	0x6009_6FFF	4
Reserved	0x6009_7000	0x6009_7FFF	
Trusted Execution Environment (TEE) Register*	0x6009_8000	0x6009_8FFF	4
Access Permission Management Controller (HP_APM)*	0x6009_9000	0x6009_9FFF	4
Reserved	0x6009_A000	0x600A_FFFF	
Power Management Unit (PMU)	0x600B_0000	0x600B_03FF	1
Low-power Clock/Reset Register (LP_CLKRST)	0x600B_0400	0x600B_07FF	1
eFuse Controller (EFUSE)	0x600B_0800	0x600B_0BFF	1
Low-power Timer (LP_TIMER)	0x600B_0C00	0x600B_0FFF	1
Low-power Always-on Register (LP_AON)	0x600B_1000	0x600B_13FF	1
Low-power UART (LP_UART)	0x600B_1400	0x600B_17FF	1
Low-power I2C (LP_I2C)	0x600B_1800	0x600B_1BFF	1
Low-power Watch Dog Timer (LP_WDT)	0x600B_1C00	0x600B_1FFF	1
Low-power IO MUX (LP IO MUX)	0x600B_2000	0x600B_23FF	1
I2C Analog Master (I2C_ANA_MST)	0x600B_2400	0x600B_27FF	1
Low-power Peripheral (LPPERI)	0x600B_2800	0x600B_2BFF	1
Low-power Analog Peripheral (LP_ANA_PERI)	0x600B_2C00	0x600B_2FFF	1
Reserved	0x600B_3000	0x600B_33FF	
Low-power Trusted Execution Environment (LP_TEE)*	0x600B_3400	0x600B_37FF	1
Low-power Access Permission Management (LP_APM)*	0x600B_3800	0x600B_3BFF	1
Reserved	0x600B_3C00	0x600B_FFFF	
RISC-V Trace Encoder (TRACE)	0x600C_0000	0x600C_0FFF	4
Reserved	0x600C_1000	0x600C_1FFF	
DEBUG ASSIST (ASSIST_DEBUG)*	0x600C_2000	0x600C_2FFF	4
Reserved	0x600C_3000	0x600C_4FFF	
Interrupt Priority Register (INTPRI)	0x600C_5000	0x600C_5FFF	4
Reserved	0x600C_6000	0x600C_FFFF	

\* The address space of this module/peripheral is not continuous.

**Note:**

As shown in the figure 4-1

- HP CPU can access all peripherals listed in the table 4-2.
- LP CPU can access all peripherals listed in the table 4-2 except RISC-V Trace Encoder (TRACE), DEBUG ASSIST (ASSIST\_DEBUG) and Interrupt Priority Register (INTPRI).

## 5 eFuse Controller

### 5.1 Overview

ESP32-C6 contains a 4096-bit eFuse memory to store parameters and user data. The parameters include control parameters for some hardware modules, system data parameters and keys used for the decryption module. Once an eFuse bit is programmed to 1, it can never be reverted to 0. The eFuse controller programs individual bits of parameters in eFuse according to user configurations. From outside the chip, eFuse data can only be read via the eFuse controller. For some data, such as some keys stored in eFuse for internal use by hardware cryptography modules (e.g., digital signature, HMAC), if read protection is not enabled, the data can be read from outside the chip; if read protection is enabled, the data cannot be read from outside the chip.

### 5.2 Features

- 4096-bit one-time programmable storage including 1792 bits reserved for custom use
- Configurable write protection
- Configurable read protection
- Various hardware encoding schemes against data corruption


### 5.3 Functional Description

#### 5.3.1 Structure

The eFuse system consists of the eFuse controller and eFuse memory. Data flow in this system is shown in Figure 5-1.

Users can program bits in the eFuse memory via the eFuse controller by writing the data to be programmed to the programming register and executing the programming instruction. For detailed programming steps, please refer to Section 5.3.2.

Users cannot directly read the data programmed in the eFuse memory, so they need to read the programmed data into the Reading Data Register of the corresponding address segment through the eFuse controller. During the reading process, if the data is inconsistent with that in the eFuse memory, the eFuse controller can automatically correct it through the hardware encoding mechanism (see Section 5.3.1.3 for details), and send the error message to the error report register. For detailed steps to read parameters, please refer to the Section 5.3.3.



**Figure 5-1. Data Flow in eFuse**

Data in eFuse memory is organized in 11 blocks (BLOCK0 ~ BLOCK10).

BLOCK0 holds most parameters for software and hardware uses.

Table 5-1 lists all the parameters accessible (readable and usable) to users in BLOCK0 and their offsets, bit widths, accessibility by hardware, write protection, and brief function description. For more description on the parameters, please click the link of the corresponding parameter in the table.

The [EFUSE\\_WR\\_DIS](#) parameter is used to disable write protection of other parameters. [EFUSE\\_RD\\_DIS](#) is used to disable read protection of BLOCK4 ~ BLOCK10. For more information on these two parameters, please see Section 5.3.1.1 and Section 5.3.1.2.

Table 5-1. Parameters in eFuse BLOCK0

Parameters	Bit Width	Accessible by Hardware	Write Protection by EFUSE_WR_DIS Bit Number	Description
EFUSE_WR_DIS	32	Y	N/A	Represents whether writing of eFuse bits by eFuse controller is disabled.
EFUSE_RD_DIS	7	Y	0	Represents whether reading data from BLOCK4 ~ 10 in eFuse memory by users is disabled.
EFUSE_SWAP_UART_SDIO_EN	1	Y	2	Represents whether the pads of UART and SDIO are swapped or not.
EFUSE_DIS_ICACHE	1	Y	2	Represents whether iCache is disabled.
EFUSE_DIS_USB_JTAG	1	Y	2	Represents whether the USB-to-JTAG function in the USB module is disabled.
EFUSE_DIS_DOWNLOAD_ICACHE	1	Y	2	Represents whether iCache is disabled in Download mode.
EFUSE_DIS_USB_SERIAL_JTAG	1	Y	2	Represents whether the USB_Serial_JTAG module is disabled.
EFUSE_DIS_FORCE_DOWNLOAD	1	Y	2	Represents whether the function to force the chip into Download mode is disabled.
EFUSE_SPI_DOWNLOAD_MSPI_DIS	1	Y	17	Represents whether the SPI0 controller is disabled in boot_mode_download.
EFUSE_DIS_TWAI	1	Y	2	Represents whether the TWAI controller is disabled.
EFUSE_JTAG_SEL_ENABLE	1	Y	2	Represents whether the selection of a JTAG signal source through the strapping value of GPIO15 is enabled when both EFUSE_DIS_PAD_JTAG and EFUSE_DIS_USB_JTAG are configured to 0.
EFUSE_SOFT_DIS_JTAG	3	Y	31	Represents whether JTAG is disabled in the soft way.
EFUSE_DIS_PAD_JTAG	1	Y	2	Represents whether JTAG is disabled in the hard way (permanently).

Cont'd on next page

Table 5-1 – cont'd from previous page

Parameters	Bit Width	Accessible by Hardware	Write Protection by EFUSE_WR_DIS Bit Number	Description
EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT	1	Y	2	Represents whether flash encryption is disabled (except in SPI boot mode).
EFUSE_USB_EXCHG_PINS	1	Y	30	Represents whether the D+ and D- pins are exchanged.
EFUSE_VDD_SPI_AS_GPIO	1	Y	30	Represents whether the VDD_SPI pin is used as a regular GPIO.
EFUSE_WDT_DELAY_SEL	2	Y	3	Represents whether RTC watchdog timeout threshold is selected at startup.
EFUSE_SPI_BOOT_CRYPT_CNT	3	Y	4	Represents whether SPI boot encryption/decryption is enabled.
EFUSE_SECURE_BOOT_KEY_REVOKE0	1	N	5	Represents whether revoking the first Secure Boot key is enabled.
EFUSE_SECURE_BOOT_KEY_REVOKE1	1	N	6	Represents whether revoking the second Secure Boot key is enabled.
EFUSE_SECURE_BOOT_KEY_REVOKE2	1	N	7	Represents whether revoking the third Secure Boot key is enabled.
EFUSE_KEY_PURPOSE_0	4	Y	8	Represents Key0 purpose. See Table 5-2.
EFUSE_KEY_PURPOSE_1	4	Y	9	Represents Key1 purpose. See Table 5-2.
EFUSE_KEY_PURPOSE_2	4	Y	10	Represents Key2 purpose. See Table 5-2.
EFUSE_KEY_PURPOSE_3	4	Y	11	Represents Key3 purpose. See Table 5-2.
EFUSE_KEY_PURPOSE_4	4	Y	12	Represents Key4 purpose. See Table 5-2.
EFUSE_KEY_PURPOSE_5	4	Y	13	Represents Key5 purpose. See Table 5-2.
EFUSE_SEC_DPA_LEVEL	2	Y	14	Represents whether to determine the differential power analysis (DPA) secure level by configuring the clock random frequency dividing mode.
EFUSE_CRYPT_DPA_ENABLE	1	Y	15	Represents whether defense against DPA attack is enabled.
EFUSE_SECURE_BOOT_EN	1	N	16	Represents whether Secure Boot is enabled or disabled.

Cont'd on next page

Table 5-1 – cont'd from previous page

Parameters	Bit Width	Accessible by Hardware	Write Protection by EFUSE_WR_DIS Bit Number	Description
EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE	1	N	16	Represents whether aggressive revocation of Secure Boot is enabled.
EFUSE_FLASH_TPUW	4	N	18	Represents the flash waiting time after power-up.
EFUSE_DIS_DOWNLOAD_MODE	1	N	18	Represents whether all download modes are disabled.
EFUSE_DIS_DIRECT_BOOT	1	N	18	Represents whether direct boot mode is disabled.
EFUSE_DIS_USB_SERIAL_JTAG_ROM_PRINT	1	N	18	Represents whether print from USB-Serial-JTAG during ROM boot is disabled.
EFUSE_DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE	1	N	18	Represents whether the USB-Serial-JTAG download function is disabled.
EFUSE_ENABLE_SECURITY_DOWNLOAD	1	N	18	Represents whether security download is enabled.
EFUSE_UART_PRINT_CONTROL	2	N	18	Represents the type of UART printing.
EFUSE_FORCE_SEND_RESUME	1	N	18	Represents whether ROM code is forced to send a resume command during SPI boot.
EFUSE_SECURE_VERSION	16	N	18	Represents the version used by ESP-IDF anti-rollback feature.
EFUSE_SECURE_BOOT_DISABLE_FAST_WAKE	1	N	19	Represents whether FAST VERIFY ON WAKE is disabled or enabled when Secure Boot is enabled.

Table 5-2 lists all key purposes and their values. Setting the eFuse parameter `EFUSE_KEY_PURPOSE_` $n$  declares the purpose of `KEY $n$`  ( $n$ : 0 ~ 5).

**Table 5-2. Secure Key Purpose Values**

Key Purpose Values	Purposes
0	User purposes
1	Reserved
2	Reserved
3	Reserved
4	XTS_AES_128_KEY (flash/SRAM encryption and decryption)
5	HMAC Downstream mode (both JTAG and DS)
6	JTAG in HMAC Downstream mode
7	Digital Signature peripheral in HMAC Downstream mode
8	HMAC Upstream mode
9	SECURE_BOOT_DIGEST0 (secure boot key digest)
10	SECURE_BOOT_DIGEST1 (secure boot key digest)
11	SECURE_BOOT_DIGEST2 (secure boot key digest)

Table 5-3 provides the details of parameters in BLOCK1 ~ BLOCK10.

Table 5-3. Parameters in BLOCK1 to BLOCK10

BLOCK	Parameters	Bit Width	Accessible by Hardware	Write Protection by EFUSE_WR_DIS Bit Number	Read Protection by EFUSE_RD_DIS Bit Number	Description
BLOCK1	EFUSE_MAC	48	N	20	N/A	MAC address
	EFUSE_MAC_EXT	16	N	20	N/A	Extended MAC address
	EFUSE_SYS_DATA_PART0	69	N	20	N/A	System data
BLOCK2	EFUSE_SYS_DATA_PART1	256	N	21	N/A	System data
BLOCK3	EFUSE_USR_DATA	256	N	22	N/A	User data
BLOCK4	EFUSE_KEY0_DATA	256	Y	23	0	KEY0 or user data
BLOCK5	EFUSE_KEY1_DATA	256	Y	24	1	KEY1 or user data
BLOCK6	EFUSE_KEY2_DATA	256	Y	25	2	KEY2 or user data
BLOCK7	EFUSE_KEY3_DATA	256	Y	26	3	KEY3 or user data
BLOCK8	EFUSE_KEY4_DATA	256	Y	27	4	KEY4 or user data
BLOCK9	EFUSE_KEY5_DATA	256	Y	28	5	KEY5 or user data
BLOCK10	EFUSE_SYS_DATA_PART2	256	N	29	6	System data



Among these blocks, BLOCK4 ~ 9 can be used to store KEY0 ~ 5. Up to six 256-bit keys can be written into eFuse. Whenever a key is written, its purpose value should also be written (see table 5-2). For example, when a key for the JTAG function in HMAC Downstream mode is written to KEY3 (i.e., BLOCK7), its key purpose value 6 should also be written to EFUSE\_KEY\_PURPOSE\_3.

**Note:**

Do not program the XTS-AES key into the KEY5 block, i.e., BLOCK9. Otherwise, the key may be unreadable. Instead, program it into the preceding blocks, i.e., BLOCK4 ~ BLOCK8. The last block, BLOCK9, is used to program other keys.

BLOCK1 ~ BLOCK10 use the RS coding scheme, so there are some limitations on writing to these parameters. For more detailed information, please refer to Section 5.3.1.3 and Section 5.3.2.

### 5.3.1.1 EFUSE\_WR\_DIS

Parameter EFUSE\_WR\_DIS determines whether individual eFuse parameters are write-protected. After EFUSE\_WR\_DIS has been programmed, execute an eFuse read operation so the new values would take effect.

Column “Write Protection by EFUSE\_WR\_DIS Bit Number” in Table 5-1 and Table 5-3 list the specific bits in EFUSE\_WR\_DIS that disable writing.

When the write protection bit of a parameter is set to 0, it means that this parameter is not write-protected and can be programmed, unless it has been programmed before.

When the write protection bit of a parameter is set to 1, it means that this parameter is write-protected and none of its bits can be modified, with non-programmed bits always remaining 0 and programmed bits always remaining 1. That is to say, if a parameter is write-protected, it will always remain in this state and cannot be changed.

### 5.3.1.2 EFUSE\_RD\_DIS

Only the parameters in BLOCK4 ~ BLOCK10 can be set to be read-protected from users, as shown in column “Read Protection by EFUSE\_RD\_DIS Bit Number” of Table 5-3. After EFUSE\_RD\_DIS has been programmed, execute an eFuse read operation so the new values would take effect.

If the corresponding EFUSE\_RD\_DIS bit is 0, the parameter controlled by this bit is not read-protected from users. If it is 1, the parameter controlled by it is read-protected from users.

Other parameters that are not in BLOCK4 ~ BLOCK10 can always be read by users.

When BLOCK4 ~ BLOCK10 are set to be read-protected, the data in them can still be read by hardware cryptography modules if the EFUSE\_KEY\_PURPOSE\_*n* bit is set accordingly.

### 5.3.1.3 Data Storage

Internally, eFuse uses the hardware encoding scheme to protect data from corruption. The scheme and the encoding process are invisible to users.

All BLOCK0 parameters except for EFUSE\_WR\_DIS are stored with four backups, meaning each bit is stored four times. This backup scheme is not visible to users.

In BLOCK0, `EFUSE_WR_DIS` occupies 32 bits, and other parameters takes 152 bits each. So, the eFuse memory space occupied by BLOCK0 is  $32 + 152 * 4 = 640$  bits.

BLOCK1 ~ BLOCK10 use RS (44, 32) coding scheme that supports up to 6 bytes of automatic error correction. The primitive polynomial of RS (44, 32) is  $p(x) = x^8 + x^4 + x^3 + x^2 + 1$ .




Figure 5-2. Shift Register Circuit (first 32 output)




Figure 5-3. Shift Register Circuit (last 12 output)

The shift register circuit shown in Figure 5-2 and 5-3 processes 32 data bytes using RS (44, 32). This coding scheme encodes 32 bytes of data into 44 bytes:

- Bytes [0:31] are the data bytes itself
- Bytes [32:43] are the encoded parity bytes stored in 8-bit flip-flops DFF1, DFF2, ..., DFF12 ( $gf\_mul\_n$  is the result of multiplying a byte of data in  $GF(2^8)$  by  $\alpha^n$ , where  $n$  is an integer).

After that, the hardware programs into eFuse the 44-byte codeword consisting of the data bytes and the parity bytes. When the eFuse block is read, the eFuse controller automatically decodes the codeword and applies error correction if needed.

Because the RS check codes are generated on the entire 32-byte eFuse block, each block can only be written once.

Since the size of BLOCK1 is less than 32 bytes, the unused bits will be treated as 0 by hardware during the RS (44, 32) encoding. Thus, the final coding result will not be affected.

Among blocks using the RS (44, 32) coding scheme, the parameters in BLOCK1 is 24 bytes, and the RS check code is 12 bytes, so BLOCK1 occupies  $24 + 12 = 36$  bytes in eFuse memory.

The parameter in other blocks (Block2 ~ 10) is 32 bytes respectively, and the RS check code is 12 bytes, so they occupy  $(32 + 12) * 9 = 396$  bytes in eFuse memory.

### 5.3.2 Programming of Parameters

The eFuse controller can only program eFuse parameters in one block at a time. BLOCK0 ~ BLOCK10 share the same address range to store the parameters to be programmed. Configure parameter [EFUSE\\_BLK\\_NUM](#) to indicate which block should be programmed.

Since there is a one-to-one correspondence between the reading data registers and the programming data registers (see table 5-4 for details), users can find out where the data to be programmed is located in programming registers by checking the parameter description and the parameter location in the corresponding read registers.

For example, if the user wants to program the parameter [EFUSE\\_DIS\\_ICACHE](#) in BLOCK0 to 1, they can first search the reading data registers [EFUSE\\_RD\\_REPEAT\\_DATA0 ~ 4\\_REG](#) in BLOCK0 for where the parameter is located, namely, the 8th bit in [EFUSE\\_RD\\_REPEAT\\_DATA0\\_REG](#). So, the user can set the 8th bit of [EFUSE\\_PGM\\_DATA1\\_REG](#) to 1 and follow the programming steps below. After the steps are completed, the corresponding bit in the eFuse memory will be programmed to 1.

#### Programming preparation

- **Programming BLOCK0**

1. Set [EFUSE\\_BLK\\_NUM](#) to 0.
2. Write into [EFUSE\\_PGM\\_DATA0\\_REG ~ EFUSE\\_PGM\\_DATA5\\_REG](#) the data to be programmed to BLOCK0.  
The data in [EFUSE\\_PGM\\_DATA6\\_REG ~ EFUSE\\_PGM\\_DATA7\\_REG](#) and [EFUSE\\_PGM\\_CHECK\\_VALUE0\\_REG ~ EFUSE\\_PGM\\_CHECK\\_VALUE2\\_REG](#) does not affect the programming of BLOCK0.

- **Programming BLOCK1**

1. Set [EFUSE\\_BLK\\_NUM](#) to 1.
2. Write into [EFUSE\\_PGM\\_DATA0\\_REG ~ EFUSE\\_PGM\\_DATA5\\_REG](#) the data to be programmed to BLOCK1. Write into [EFUSE\\_PGM\\_CHECK\\_VALUE0\\_REG ~ EFUSE\\_PGM\\_CHECK\\_VALUE2\\_REG](#) the corresponding RS check code.  
The data in [EFUSE\\_PGM\\_DATA6\\_REG ~ EFUSE\\_PGM\\_DATA7\\_REG](#) does not affect the programming of BLOCK1. When calculating RS check of BLOCK1 using software, please treat the 8 bytes as 0.

- **Programming BLOCK2 ~ 10**

1. Set [EFUSE\\_BLK\\_NUM](#) to the block number.
2. Write into [EFUSE\\_PGM\\_DATA0\\_REG ~ EFUSE\\_PGM\\_DATA7\\_REG](#) the data to be programmed. Write into [EFUSE\\_PGM\\_CHECK\\_VALUE0\\_REG ~ EFUSE\\_PGM\\_CHECK\\_VALUE2\\_REG](#) the corresponding RS code.

#### Programming process

The process of programming parameters is as follows:

1. Configure the value of parameter [EFUSE\\_BLK\\_NUM](#) to determine the block to be programmed.
2. Write parameters to be programmed to registers [EFUSE\\_PGM\\_DATA0\\_REG ~ EFUSE\\_PGM\\_DATA7\\_REG](#) and [EFUSE\\_PGM\\_CHECK\\_VALUE0\\_REG ~ EFUSE\\_PGM\\_CHECK\\_VALUE2\\_REG](#).
3. Make sure the eFuse programming voltage VDDQ is configured correctly as described in Section 5.3.4.
4. Configure the field [EFUSE\\_OP\\_CODE](#) of register [EFUSE\\_CONF\\_REG](#) to 0x5A5A.
5. Configure the field [EFUSE\\_PGM\\_CMD](#) of register [EFUSE\\_CMD\\_REG](#) to 1.
6. Poll register [EFUSE\\_CMD\\_REG](#) until it is 0x0, or wait for a PGM\_DONE interrupt. For more information on how to identify a PGM\_DONE or READ\_DONE interrupt, please see the end of Section 5.3.3.
7. Clear the parameters in [EFUSE\\_PGM\\_DATA0\\_REG ~ EFUSE\\_PGM\\_DATA7\\_REG](#) and [EFUSE\\_PGM\\_CHECK\\_VALUE0\\_REG ~ EFUSE\\_PGM\\_CHECK\\_VALUE2\\_REG](#).
8. Trigger an eFuse read operation (see Section 5.3.3) to update eFuse registers with the new values.
9. Check error record registers. If the values read in error record registers are not 0, the programming process should be performed again following above steps 1 ~ 7. Please check the following error record registers for different eFuse blocks:
  - BLOCK0: [EFUSE\\_RD\\_REPEAT\\_ERR0\\_REG ~ EFUSE\\_RD\\_REPEAT\\_ERR4\\_REG](#)
  - BLOCK1: [EFUSE\\_MAC\\_SPI\\_8M\\_ERR\\_NUM, EFUSE\\_MAC\\_SPI\\_8M\\_FAIL](#)
  - BLOCK2: [EFUSE\\_SYS\\_PART1\\_ERR\\_NUM, EFUSE\\_SYS\\_PART1\\_FAIL](#)
  - BLOCK3: [EFUSE\\_USR\\_DATA\\_ERR\\_NUM, EFUSE\\_USR\\_DATA\\_FAIL](#)
  - BLOCK4: [EFUSE\\_KEY0\\_ERR\\_NUM, EFUSE\\_KEY0\\_FAIL](#)
  - BLOCK5: [EFUSE\\_KEY1\\_ERR\\_NUM, EFUSE\\_KEY1\\_FAIL](#)
  - BLOCK6: [EFUSE\\_KEY2\\_ERR\\_NUM, EFUSE\\_KEY2\\_FAIL](#)
  - BLOCK7: [EFUSE\\_KEY3\\_ERR\\_NUM, EFUSE\\_KEY3\\_FAIL](#)
  - BLOCK8: [EFUSE\\_KEY4\\_ERR\\_NUM, EFUSE\\_KEY4\\_FAIL](#)
  - BLOCK9: [EFUSE\\_KEY5\\_ERR\\_NUM, EFUSE\\_KEY5\\_FAIL](#)
  - BLOCK10: [EFUSE\\_SYS\\_PART2\\_ERR\\_NUM, EFUSE\\_SYS\\_PART2\\_FAIL](#)

### Limitations

In BLOCK0, each bit can be programmed separately. However, we recommend to minimize programming cycles and program all the bits of a parameter in one programming action. In addition, after all parameters controlled by a certain bit of [EFUSE\\_WR\\_DIS](#) are programmed, that bit should be immediately programmed. The programming of parameters controlled by a certain bit of [EFUSE\\_WR\\_DIS](#), and the programming of the bit itself can even be completed at the same time in one programming action.

BLOCK1 cannot be programmed by users as it has been programmed at manufacturing.

BLOCK2 ~ 10 can only be programmed once. Repeated programming is not allowed.

### 5.3.3 Reading of Parameters by Users

Users cannot read eFuse bits directly. The eFuse controller hardware reads all eFuse bits and stores the results to their corresponding registers in its memory space. Then, users can read eFuse bits by reading the registers that start with EFUSE\_RD\_. Details are provided in Table 5-4.

Table 5-4. Registers Information

BLOCK	Read Registers	Registers When Programming This Block
0	<a href="#">EFUSE_RD_WR_DIS_REG</a>	<a href="#">EFUSE_PGM_DATA0_REG</a>
0	<a href="#">EFUSE_RD_REPEAT_DATA0 ~ 4_REG</a>	<a href="#">EFUSE_PGM_DATA1 ~ 5_REG</a>
1	<a href="#">EFUSE_RD_MAC_SPI_SYS_0 ~ 5_REG</a>	<a href="#">EFUSE_PGM_DATA0 ~ 5_REG</a>
2	<a href="#">EFUSE_RD_SYS_DATA_PART1_0 ~ 7_REG</a>	<a href="#">EFUSE_PGM_DATA0 ~ 7_REG</a>
3	<a href="#">EFUSE_RD_USR_DATA0 ~ 7_REG</a>	<a href="#">EFUSE_PGM_DATA0 ~ 7_REG</a>
4-9	<a href="#">EFUSE_RD_KEY<sub>n</sub>_DATA0 ~ 7_REG</a> ( <i>n</i> : 0 ~ 5)	<a href="#">EFUSE_PGM_DATA0 ~ 7_REG</a>
10	<a href="#">EFUSE_RD_SYS_DATA_PART2_0 ~ 7_REG</a>	<a href="#">EFUSE_PGM_DATA0 ~ 7_REG</a>

#### Updating reading data registers

The eFuse controller reads eFuse memory to update corresponding registers. This read operation happens at system reset and can also be triggered manually by users as needed (e.g., if new eFuse values have been programmed). The process of triggering a read operation by users is as follows:

1. Configure the field [EFUSE\\_OP\\_CODE](#) in register [EFUSE\\_CONF\\_REG](#) to 0x5AA5.
2. Configure the field [EFUSE\\_READ\\_CMD](#) in register [EFUSE\\_CMD\\_REG](#) to 1.
3. Poll register [EFUSE\\_CMD\\_REG](#) until it is 0x0, or wait for a READ\_DONE interrupt. Information on how to identify a PGM\_DONE or READ\_DONE interrupt is provided below in this section.
4. Read the values of each parameter from eFuse memory.

The eFuse read registers will hold all values until the next read operation.

#### Error detection

Error record registers allow users to detect if there is any inconsistency between the parameter read by eFuse controller and that in eFuse memory.

Registers [EFUSE\\_RD\\_REPEAT\\_ERR0 ~ 3\\_REG](#) indicate if there are any errors in programming parameters (except [EFUSE\\_WR\\_DIS](#)) to BLOCK0. The value 1 indicates an error is detected in programming the corresponding bit. The value 0 indicates no error.

Registers [EFUSE\\_RD\\_RS\\_ERR0 ~ 1\\_REG](#) store the number of corrected bytes as well as the result of RS decoding when eFuse controller reads BLOCK1 ~ BLOCK10.

The values of the above registers will be updated every time the reading data registers of eFuse controller have been updated.

#### Identifying program/read operation

The methods to identify the completion of a program/read operation are described below. Please note that bit 1 corresponds to a program operation, and bit 0 corresponds to a read operation.

- Method one: Poll bit 1/0 in register [EFUSE\\_INT\\_RAW\\_REG](#) until it becomes 1, which represents the completion of a program/read operation.
- Method two:
  1. Set bit 1/0 in register [EFUSE\\_INT\\_ENA\\_REG](#) to 1 to enable the eFuse controller to post a PGM\_DONE or READ\_DONE interrupt.
  2. Configure the Interrupt Matrix to enable the CPU to respond to eFuse interrupt signals. See Chapter 9 [Interrupt Matrix \(INTMTX\)](#).
  3. Wait for the PGM\_DONE or READ\_DONE interrupt.
  4. Set bit 1/0 in register [EFUSE\\_INT\\_CLR\\_REG](#) to 1 to clear the PGM\_DONE or READ\_DONE interrupt.

#### Note

When eFuse controller is updating its registers, it will use [EFUSE\\_PGM\\_DATA<sub>n</sub>\\_REG](#) (n=0, 1, ... ,7) again to store data. So please do not write important data into these registers before this updating process is initiated. During the chip boot process, eFuse controller will automatically update data from eFuse memory into the registers that can be accessed by users. Users can get programmed eFuse data by reading corresponding registers. Thus, there is no need to update the reading data registers in such case.

### 5.3.4 eFuse VDDQ Timing

The eFuse controller operates at the clock frequency of 20 MHz, and its programming voltage VDDQ should be configured as follows:

- [EFUSE\\_DAC\\_NUM](#) (the rising period of VDDQ): The default value of VDDQ is 2.5 V and the voltage increases by 0.01 V in each clock cycle. The default value of this parameter is 255.
- [EFUSE\\_DAC\\_CLK\\_DIV](#) (the clock divisor of VDDQ): The clock period to program VDDQ should be larger than 1  $\mu$ s.
- [EFUSE\\_PWR\\_ON\\_NUM](#) (the power-up time for VDDQ): The programming voltage should be stabilized after this time, which means the value of this parameter should be configured to exceed the result of [EFUSE\\_DAC\\_CLK\\_DIV](#) times [EFUSE\\_DAC\\_NUM](#).
- [EFUSE\\_PWR\\_OFF\\_NUM](#) (the power-out time for VDDQ): The value of this parameter should be larger than 10  $\mu$ s.

**Table 5-5. Configuration of Default VDDQ Timing Parameters**

<a href="#">EFUSE_DAC_NUM</a>	<a href="#">EFUSE_DAC_CLK_DIV</a>	<a href="#">EFUSE_PWR_ON_NUM</a>	<a href="#">EFUSE_PWR_OFF_NUM</a>
0xFF	0x28	0x3000	0x190

### 5.3.5 Parameters Used by Hardware Modules

Some hardware modules are directly connected to the eFuse peripheral in order to use the parameters that are marked with “Y” in columns “Accessible by Hardware” of Table 5-1 and Table 5-3. Users cannot intervene in this process.

### 5.3.6 Interrupts

- PGM\_DONE interrupt: Triggered when eFuse programming has finished. To enable this interrupt, set the [EFUSE\\_PGM\\_DONE\\_INT\\_ENA](#) field of register [EFUSE\\_INT\\_ENA\\_REG](#) to 1.
- READ\_DONE interrupt: Triggered when eFuse reading has finished. To enable this interrupt, set the [EFUSE\\_READ\\_DONE\\_INT\\_ENA](#) field of register [EFUSE\\_INT\\_ENA\\_REG](#) to 1.

## 5.4 Register Summary

The addresses in this section are relative to eFuse controller base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Programming Data Register</b>			
<a href="#">EFUSE_PGM_DATA0_REG</a>	Register 0 that stores data to be programmed	0x0000	R/W
<a href="#">EFUSE_PGM_DATA1_REG</a>	Register 1 that stores data to be programmed	0x0004	R/W
<a href="#">EFUSE_PGM_DATA2_REG</a>	Register 2 that stores data to be programmed	0x0008	R/W
<a href="#">EFUSE_PGM_DATA3_REG</a>	Register 3 that stores data to be programmed	0x000C	R/W
<a href="#">EFUSE_PGM_DATA4_REG</a>	Register 4 that stores data to be programmed	0x0010	R/W
<a href="#">EFUSE_PGM_DATA5_REG</a>	Register 5 that stores data to be programmed	0x0014	R/W
<a href="#">EFUSE_PGM_DATA6_REG</a>	Register 6 that stores data to be programmed	0x0018	R/W
<a href="#">EFUSE_PGM_DATA7_REG</a>	Register 7 that stores data to be programmed	0x001C	R/W
<a href="#">EFUSE_PGM_CHECK_VALUE0_REG</a>	Register 0 that stores the RS code to be programmed	0x0020	R/W
<a href="#">EFUSE_PGM_CHECK_VALUE1_REG</a>	Register 1 that stores the RS code to be programmed	0x0024	R/W
<a href="#">EFUSE_PGM_CHECK_VALUE2_REG</a>	Register 2 that stores the RS code to be programmed	0x0028	R/W
<b>Reading Data Register</b>			
<a href="#">EFUSE_RD_WR_DIS_REG</a>	Register 0 of BLOCK0	0x002C	RO
<a href="#">EFUSE_RD_REPEAT_DATA0_REG</a>	Register 1 of BLOCK0	0x0030	RO
<a href="#">EFUSE_RD_REPEAT_DATA1_REG</a>	Register 2 of BLOCK0	0x0034	RO
<a href="#">EFUSE_RD_REPEAT_DATA2_REG</a>	Register 3 of BLOCK0	0x0038	RO
<a href="#">EFUSE_RD_REPEAT_DATA3_REG</a>	Register 4 of BLOCK0	0x003C	RO
<a href="#">EFUSE_RD_REPEAT_DATA4_REG</a>	Register 5 of BLOCK0	0x0040	RO
<a href="#">EFUSE_RD_MAC_SPI_SYS_0_REG</a>	Register 0 of BLOCK1	0x0044	RO
<a href="#">EFUSE_RD_MAC_SPI_SYS_1_REG</a>	Register 1 of BLOCK1	0x0048	RO
<a href="#">EFUSE_RD_MAC_SPI_SYS_2_REG</a>	Register 2 of BLOCK1	0x004C	RO
<a href="#">EFUSE_RD_MAC_SPI_SYS_3_REG</a>	Register 3 of BLOCK1	0x0050	RO
<a href="#">EFUSE_RD_MAC_SPI_SYS_4_REG</a>	Register 4 of BLOCK1	0x0054	RO
<a href="#">EFUSE_RD_MAC_SPI_SYS_5_REG</a>	Register 5 of BLOCK1	0x0058	RO
<a href="#">EFUSE_RD_SYS_PART1_DATA0_REG</a>	Register 0 of BLOCK2 (system)	0x005C	RO
<a href="#">EFUSE_RD_SYS_PART1_DATA1_REG</a>	Register 1 of BLOCK2 (system)	0x0060	RO
<a href="#">EFUSE_RD_SYS_PART1_DATA2_REG</a>	Register 2 of BLOCK2 (system)	0x0064	RO
<a href="#">EFUSE_RD_SYS_PART1_DATA3_REG</a>	Register 3 of BLOCK2 (system)	0x0068	RO
<a href="#">EFUSE_RD_SYS_PART1_DATA4_REG</a>	Register 4 of BLOCK2 (system)	0x006C	RO
<a href="#">EFUSE_RD_SYS_PART1_DATA5_REG</a>	Register 5 of BLOCK2 (system)	0x0070	RO
<a href="#">EFUSE_RD_SYS_PART1_DATA6_REG</a>	Register 6 of BLOCK2 (system)	0x0074	RO
<a href="#">EFUSE_RD_SYS_PART1_DATA7_REG</a>	Register 7 of BLOCK2 (system)	0x0078	RO
<a href="#">EFUSE_RD_USR_DATA0_REG</a>	Register 0 of BLOCK3 (user)	0x007C	RO
<a href="#">EFUSE_RD_USR_DATA1_REG</a>	Register 1 of BLOCK3 (user)	0x0080	RO



Name	Description	Address	Access
<a href="#">EFUSE_RD_USR_DATA2_REG</a>	Register 2 of BLOCK3 (user)	0x0084	RO
<a href="#">EFUSE_RD_USR_DATA3_REG</a>	Register 3 of BLOCK3 (user)	0x0088	RO
<a href="#">EFUSE_RD_USR_DATA4_REG</a>	Register 4 of BLOCK3 (user)	0x008C	RO
<a href="#">EFUSE_RD_USR_DATA5_REG</a>	Register 5 of BLOCK3 (user)	0x0090	RO
<a href="#">EFUSE_RD_USR_DATA6_REG</a>	Register 6 of BLOCK3 (user)	0x0094	RO
<a href="#">EFUSE_RD_USR_DATA7_REG</a>	Register 7 of BLOCK3 (user)	0x0098	RO
<a href="#">EFUSE_RD_KEY0_DATA0_REG</a>	Register 0 of BLOCK4 (KEY0)	0x009C	RO
<a href="#">EFUSE_RD_KEY0_DATA1_REG</a>	Register 1 of BLOCK4 (KEY0)	0x00A0	RO
<a href="#">EFUSE_RD_KEY0_DATA2_REG</a>	Register 2 of BLOCK4 (KEY0)	0x00A4	RO
<a href="#">EFUSE_RD_KEY0_DATA3_REG</a>	Register 3 of BLOCK4 (KEY0)	0x00A8	RO
<a href="#">EFUSE_RD_KEY0_DATA4_REG</a>	Register 4 of BLOCK4 (KEY0)	0x00AC	RO
<a href="#">EFUSE_RD_KEY0_DATA5_REG</a>	Register 5 of BLOCK4 (KEY0)	0x00B0	RO
<a href="#">EFUSE_RD_KEY0_DATA6_REG</a>	Register 6 of BLOCK4 (KEY0)	0x00B4	RO
<a href="#">EFUSE_RD_KEY0_DATA7_REG</a>	Register 7 of BLOCK4 (KEY0)	0x00B8	RO
<a href="#">EFUSE_RD_KEY1_DATA0_REG</a>	Register 0 of BLOCK5 (KEY1)	0x00BC	RO
<a href="#">EFUSE_RD_KEY1_DATA1_REG</a>	Register 1 of BLOCK5 (KEY1)	0x00C0	RO
<a href="#">EFUSE_RD_KEY1_DATA2_REG</a>	Register 2 of BLOCK5 (KEY1)	0x00C4	RO
<a href="#">EFUSE_RD_KEY1_DATA3_REG</a>	Register 3 of BLOCK5 (KEY1)	0x00C8	RO
<a href="#">EFUSE_RD_KEY1_DATA4_REG</a>	Register 4 of BLOCK5 (KEY1)	0x00CC	RO
<a href="#">EFUSE_RD_KEY1_DATA5_REG</a>	Register 5 of BLOCK5 (KEY1)	0x00D0	RO
<a href="#">EFUSE_RD_KEY1_DATA6_REG</a>	Register 6 of BLOCK5 (KEY1)	0x00D4	RO
<a href="#">EFUSE_RD_KEY1_DATA7_REG</a>	Register 7 of BLOCK5 (KEY1)	0x00D8	RO
<a href="#">EFUSE_RD_KEY2_DATA0_REG</a>	Register 0 of BLOCK6 (KEY2)	0x00DC	RO
<a href="#">EFUSE_RD_KEY2_DATA1_REG</a>	Register 1 of BLOCK6 (KEY2)	0x00E0	RO
<a href="#">EFUSE_RD_KEY2_DATA2_REG</a>	Register 2 of BLOCK6 (KEY2)	0x00E4	RO
<a href="#">EFUSE_RD_KEY2_DATA3_REG</a>	Register 3 of BLOCK6 (KEY2)	0x00E8	RO
<a href="#">EFUSE_RD_KEY2_DATA4_REG</a>	Register 4 of BLOCK6 (KEY2)	0x00EC	RO
<a href="#">EFUSE_RD_KEY2_DATA5_REG</a>	Register 5 of BLOCK6 (KEY2)	0x00F0	RO
<a href="#">EFUSE_RD_KEY2_DATA6_REG</a>	Register 6 of BLOCK6 (KEY2)	0x00F4	RO
<a href="#">EFUSE_RD_KEY2_DATA7_REG</a>	Register 7 of BLOCK6 (KEY2)	0x00F8	RO
<a href="#">EFUSE_RD_KEY3_DATA0_REG</a>	Register 0 of BLOCK7 (KEY3)	0x00FC	RO
<a href="#">EFUSE_RD_KEY3_DATA1_REG</a>	Register 1 of BLOCK7 (KEY3)	0x0100	RO
<a href="#">EFUSE_RD_KEY3_DATA2_REG</a>	Register 2 of BLOCK7 (KEY3)	0x0104	RO
<a href="#">EFUSE_RD_KEY3_DATA3_REG</a>	Register 3 of BLOCK7 (KEY3)	0x0108	RO
<a href="#">EFUSE_RD_KEY3_DATA4_REG</a>	Register 4 of BLOCK7 (KEY3)	0x010C	RO
<a href="#">EFUSE_RD_KEY3_DATA5_REG</a>	Register 5 of BLOCK7 (KEY3)	0x0110	RO
<a href="#">EFUSE_RD_KEY3_DATA6_REG</a>	Register 6 of BLOCK7 (KEY3)	0x0114	RO
<a href="#">EFUSE_RD_KEY3_DATA7_REG</a>	Register 7 of BLOCK7 (KEY3)	0x0118	RO
<a href="#">EFUSE_RD_KEY4_DATA0_REG</a>	Register 0 of BLOCK8 (KEY4)	0x011C	RO
<a href="#">EFUSE_RD_KEY4_DATA1_REG</a>	Register 1 of BLOCK8 (KEY4)	0x0120	RO
<a href="#">EFUSE_RD_KEY4_DATA2_REG</a>	Register 2 of BLOCK8 (KEY4)	0x0124	RO
<a href="#">EFUSE_RD_KEY4_DATA3_REG</a>	Register 3 of BLOCK8 (KEY4)	0x0128	RO
<a href="#">EFUSE_RD_KEY4_DATA4_REG</a>	Register 4 of BLOCK8 (KEY4)	0x012C	RO


Name	Description	Address	Access
EFUSE_RD_KEY4_DATA5_REG	Register 5 of BLOCK8 (KEY4)	0x0130	RO
EFUSE_RD_KEY4_DATA6_REG	Register 6 of BLOCK8 (KEY4)	0x0134	RO
EFUSE_RD_KEY4_DATA7_REG	Register 7 of BLOCK8 (KEY4)	0x0138	RO
EFUSE_RD_KEY5_DATA0_REG	Register 0 of BLOCK9 (KEY5)	0x013C	RO
EFUSE_RD_KEY5_DATA1_REG	Register 1 of BLOCK9 (KEY5)	0x0140	RO
EFUSE_RD_KEY5_DATA2_REG	Register 2 of BLOCK9 (KEY5)	0x0144	RO
EFUSE_RD_KEY5_DATA3_REG	Register 3 of BLOCK9 (KEY5)	0x0148	RO
EFUSE_RD_KEY5_DATA4_REG	Register 4 of BLOCK9 (KEY5)	0x014C	RO
EFUSE_RD_KEY5_DATA5_REG	Register 5 of BLOCK9 (KEY5)	0x0150	RO
EFUSE_RD_KEY5_DATA6_REG	Register 6 of BLOCK9 (KEY5)	0x0154	RO
EFUSE_RD_KEY5_DATA7_REG	Register 7 of BLOCK9 (KEY5)	0x0158	RO
EFUSE_RD_SYS_PART2_DATA0_REG	Register 0 of BLOCK10 (system)	0x015C	RO
EFUSE_RD_SYS_PART2_DATA1_REG	Register 1 of BLOCK9 (KEY5)	0x0160	RO
EFUSE_RD_SYS_PART2_DATA2_REG	Register 2 of BLOCK10 (system)	0x0164	RO
EFUSE_RD_SYS_PART2_DATA3_REG	Register 3 of BLOCK10 (system)	0x0168	RO
EFUSE_RD_SYS_PART2_DATA4_REG	Register 4 of BLOCK10 (system)	0x016C	RO
EFUSE_RD_SYS_PART2_DATA5_REG	Register 5 of BLOCK10 (system)	0x0170	RO
EFUSE_RD_SYS_PART2_DATA6_REG	Register 6 of BLOCK10 (system)	0x0174	RO
EFUSE_RD_SYS_PART2_DATA7_REG	Register 7 of BLOCK10 (system)	0x0178	RO
<b>Report Register</b>			
EFUSE_RD_REPEAT_ERR0_REG	Programming error record register 0 of BLOCK0	0x017C	RO
EFUSE_RD_REPEAT_ERR1_REG	Programming error record register 1 of BLOCK0	0x0180	RO
EFUSE_RD_REPEAT_ERR2_REG	Programming error record register 2 of BLOCK0	0x0184	RO
EFUSE_RD_REPEAT_ERR3_REG	Programming error record register 3 of BLOCK0	0x0188	RO
EFUSE_RD_REPEAT_ERR4_REG	Programming error record register 4 of BLOCK0	0x0190	RO
EFUSE_RD_RS_ERR0_REG	Programming error record register 0 of BLOCK1-10	0x01C0	RO
EFUSE_RD_RS_ERR1_REG	Programming error record register 1 of BLOCK1-10	0x01C4	RO
<b>Configuration Register</b>			
EFUSE_CLK_REG	eFuse clock configuration register	0x01C8	R/W
EFUSE_CONF_REG	eFuse operation mode configuration register	0x01CC	R/W
EFUSE_CMD_REG	eFuse command register	0x01D4	varies
EFUSE_DAC_CONF_REG	Controls the eFuse programming voltage	0x01E8	R/W
EFUSE_RD_TIM_CONF_REG	Configures read timing parameters	0x01EC	R/W
EFUSE_WR_TIM_CONF1_REG	Configuration register 1 of eFuse programming timing parameters	0x01F0	R/W
EFUSE_WR_TIM_CONF2_REG	Configuration register 2 of eFuse programming timing parameters	0x01F4	R/W

Name	Description	Address	Access
<a href="#">EFUSE_WR_TIM_CONF0_REG</a>	Configuration register 0 of eFuse programming timing parameters	0x01F8	varies
<b>Status Register</b>			
<a href="#">EFUSE_STATUS_REG</a>	eFuse status register	0x01D0	RO
<b>Interrupt Register</b>			
<a href="#">EFUSE_INT_RAW_REG</a>	eFuse raw interrupt register	0x01D8	R/SS/WTC
<a href="#">EFUSE_INT_ST_REG</a>	eFuse interrupt status register	0x01DC	RO
<a href="#">EFUSE_INT_ENA_REG</a>	eFuse interrupt enable register	0x01E0	R/W
<a href="#">EFUSE_INT_CLR_REG</a>	eFuse interrupt clear register	0x01E4	WO
<b>Version Control Register</b>			
<a href="#">EFUSE_DATE_REG</a>	Version control register	0x01FC	R/W

## 5.5 Registers


The addresses in this section are relative to eFuse controller base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 5.1. EFUSE\_PGM\_DATA0\_REG (0x0000)**



**EFUSE\_PGM\_DATA\_0** Configures the 0th 32-bit data to be programmed. (R/W)

**Register 5.2. EFUSE\_PGM\_DATA1\_REG (0x0004)**




**EFUSE\_PGM\_DATA\_1** Configures the 1st 32-bit data to be programmed. (R/W)


**Register 5.3. EFUSE\_PGM\_DATA2\_REG (0x0008)**




**EFUSE\_PGM\_DATA\_2** Configures the 2nd 32-bit data to be programmed. (R/W)

**Register 5.4. EFUSE\_PGM\_DATA3\_REG (0x000C)**


**EFUSE\_PGM\_DATA\_3** Configures the 3rd 32-bit data to be programmed. (R/W)

**Register 5.5. EFUSE\_PGM\_DATA4\_REG (0x0010)**

**EFUSE\_PGM\_DATA\_4** Configures the 4th 32-bit data to be programmed. (R/W)


**Register 5.6. EFUSE\_PGM\_DATA5\_REG (0x0014)**

**EFUSE\_PGM\_DATA\_5** Configures the 5th 32-bit data to be programmed. (R/W)

**Register 5.7. EFUSE\_PGM\_DATA6\_REG (0x0018)**


**EFUSE\_PGM\_DATA\_6** Configures the 6th 32-bit data to be programmed. (R/W)

## Register 5.8. EFUSE\_PGM\_DATA7\_REG (0x001C)




**EFUSE\_PGM\_DATA\_7** Configures the 7th 32-bit data to be programmed. (R/W)

## Register 5.9. EFUSE\_PGM\_CHECK\_VALUE0\_REG (0x0020)




**EFUSE\_PGM\_RS\_DATA\_0** Configures the 0th 32-bit RS code to be programmed. (R/W)

## Register 5.10. EFUSE\_PGM\_CHECK\_VALUE1\_REG (0x0024)




**EFUSE\_PGM\_RS\_DATA\_1** Configures the 1st 32-bit RS code to be programmed. (R/W)

### Register 5.11. EFUSE\_PGM\_CHECK\_VALUE2\_REG (0x0028)



**EFUSE\_PGM\_RS\_DATA\_2** Configures the 2nd 32-bit RS code to be programmed. (R/W)

### Register 5.12. EFUSE\_RD\_WR\_DIS\_REG (0x002C)



**EFUSE\_WR\_DIS** Represents whether programming of individual eFuse memory bit is disabled.

1: Disabled

0: Enabled

(RO)

## Register 5.13. EFUSE\_RD\_REPEAT\_DATA0\_REG (0x0030)

EFUSE_RPT4_RESERVED0_0 EFUSE_RPT4_RESERVED0_1 EFUSE_RPT4_RESERVED0_2 EFUSE_VDD_SPI_AS_GPIO EFUSE_USB_EXCHG_PINS (reserved) EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT EFUSE_DIS_PAD_JTAG EFUSE_SOFT_DIS_JTAG EFUSE_JTAG_SEL_ENABLE EFUSE_DIS_TWAI EFUSE_SPI_DOWNLOAD_FORCE_DOWNLOAD EFUSE_DIS_DOWNLOAD_MSPI_DIS EFUSE_DIS_DOWNLOAD_SERIAL_JTAG EFUSE_DIS_DOWNLOAD_ICACHE EFUSE_DIS_ICACHE EFUSE_SWAP_UART_SDIO_EN EFUSE_RD_DIS																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0	0	0x0	0	0	0	0	0	0	0	0	0	0	0x0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0

Reset

**EFUSE\_RD\_DIS** Represents whether reading of individual eFuse block (BLOCK4 ~ BLOCK10) is disabled.

- 1: Disabled
  - 0: Enabled
- (RO)

**EFUSE\_SWAP\_UART\_SDIO\_EN** Represents whether the pads of UART and SDIO are swapped or not.

- 1: Swapped
  - 0: Not swapped
- (RO)

**EFUSE\_DIS\_ICACHE** Represents whether icache is disabled.

- 1: Disabled
  - 0: Enabled
- (RO)

**EFUSE\_DIS\_USB\_JTAG** Represents whether the USB-to-JTAG function is disabled.

- 1: Disabled
  - 0: Enabled
- (RO)

**EFUSE\_DIS\_DOWNLOAD\_ICACHE** Represents whether iCache is disabled in Download mode.

- 1: Disabled
  - 0: Enabled
- (RO)

**EFUSE\_DIS\_USB\_SERIAL\_JTAG** Represents whether USB-Serial-JTAG is disabled.

- 1: Disabled
  - 0: Enabled
- (RO)

**EFUSE\_DIS\_FORCE\_DOWNLOAD** Represents whether the function that forces chip into download mode is disabled.

- 1: Disabled
  - 0: Enabled
- (RO)



**Register 5.13. EFUSE\_RD\_REPEAT\_DATA0\_REG (0x0030)**

Continued from the previous page...

**EFUSE\_SPI\_DOWNLOAD\_MSPI\_DIS** Represents whether SPI0 controller is disabled during boot\_mode\_download.

1: Disabled

0: Enabled

(RO)

**EFUSE\_DIS\_TWAI** Represents whether TWAI function is disabled.

1: Disabled

0: Enabled

(RO)

**EFUSE\_JTAG\_SEL\_ENABLE** Represents whether the selection of a JTAG signal source through the strapping value of GPIO15 is enabled when both [EFUSE\\_DIS\\_PAD\\_JTAG](#) and [EFUSE\\_DIS\\_USB\\_JTAG](#) are configured to 0.

1: Enabled

0: Disabled

(RO)

**EFUSE\_SOFT\_DIS\_JTAG** Represents whether JTAG is disabled in the soft way. It can be restarted via HMAC.

Odd count of bits with a value of 1: Disabled

Even count of bits with a value of 1: Enabled

(RO)

**EFUSE\_DIS\_PAD\_JTAG** Represents whether JTAG is disabled in the hard way (permanently).

1: Disabled

0: Enabled

(RO)

**EFUSE\_DIS\_DOWNLOAD\_MANUAL\_ENCRYPT** Represents whether flash encryption is disabled (except in SPI boot mode).

1: Disabled

0: Enabled

(RO)

**EFUSE\_USB\_EXCHG\_PINS** Represents whether the D+ and D- pins are exchanged.

1: Exchanged

0: Not exchanged

(RO)

**EFUSE\_VDD\_SPI\_AS\_GPIO** Represents whether the VDD\_SPI pin is used as a regular GPIO.

1: Used as a regular GPIO

0: Not used as a regular GPIO

(RO)

Continued on the next page...

**Register 5.13. EFUSE\_RD\_REPEAT\_DATA0\_REG (0x0030)**

Continued from the previous page...

**EFUSE\_RPT4\_RESERVED0\_2** Reserved. (RO)

**EFUSE\_RPT4\_RESERVED0\_1** Reserved. (RO)

**EFUSE\_RPT4\_RESERVED0\_0** Reserved. (RO)

## Register 5.14. EFUSE\_RD\_REPEAT\_DATA1\_REG (0x0034)

31	28	27	24	23	22	21	20	18	17	16	15	0	
EFUSE_KEY_PURPOSE_1		EFUSE_KEY_PURPOSE_0		EFUSE_SECURE_BOOT_KEY_REVOKE2		EFUSE_SECURE_BOOT_KEY_REVOKE1		EFUSE_SECURE_BOOT_KEY_REVOKE0		EFUSE_SPI_BOOT_CRYPT_CNT		EFUSE_WDT_DELAY_SEL	
0x0		0x0		0	0	0	0x0		0x0		0x00		
												Reset	

**EFUSE\_RPT4\_RESERVED1\_0** Reserved. (RO)

**EFUSE\_WDT\_DELAY\_SEL** Represents whether RTC watchdog timeout threshold is selected at startup.

1: Selected.

0: Not selected

(RO)

**EFUSE\_SPI\_BOOT\_CRYPT\_CNT** Represents whether SPI boot encryption/decryption is enabled.

Odd count of bits with a value of 1: Enabled

Even count of bits with a value of 1: Disabled

(RO)

**EFUSE\_SECURE\_BOOT\_KEY\_REVOKE0** Represents whether revoking the first Secure Boot key is enabled.

1: Enabled

0: Disabled

(RO)

**EFUSE\_SECURE\_BOOT\_KEY\_REVOKE1** Represents whether revoking the second Secure Boot key is enabled.

1: Enabled

0: Disabled

(RO)

**EFUSE\_SECURE\_BOOT\_KEY\_REVOKE2** Represents whether revoking the third Secure Boot key is enabled.

1: Enabled

0: Disabled

(RO)

**EFUSE\_KEY\_PURPOSE\_0** Represents the purpose of Key0. (RO)

**EFUSE\_KEY\_PURPOSE\_1** Represents the purpose of Key1. (RO)

## Register 5.15. EFUSE\_RD\_REPEAT\_DATA2\_REG (0x0038)

EFUSE_FLASH_TPUW		EFUSE_RPT4_RESERVED2_0		EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE		EFUSE_SECURE_BOOT_EN		EFUSE_CRYPT_DPA_ENABLE		EFUSE_RPT4_RESERVED2_1		EFUSE_SEC_DPA_LEVEL		EFUSE_KEY_PURPOSE_5		EFUSE_KEY_PURPOSE_4		EFUSE_KEY_PURPOSE_3		EFUSE_KEY_PURPOSE_2	
31	28	27	22	21	20	19	18	17	16	15	12	11	8	7	4	3	0				
0x0		0x0		0	0	1	0	0x0		0x0		0x0		0x0		0x0		0x0		Reset	

**EFUSE\_KEY\_PURPOSE\_2** Represents the purpose of Key2. (RO)

**EFUSE\_KEY\_PURPOSE\_3** Represents the purpose of Key3. (RO)

**EFUSE\_KEY\_PURPOSE\_4** Represents the purpose of Key4. (RO)

**EFUSE\_KEY\_PURPOSE\_5** Represents the purpose of Key5. (RO)

**EFUSE\_SEC\_DPA\_LEVEL** Represents whether to determine DPA secure level by configuring the clock random frequency dividing mode.

0: No effect

1: Determine

(RO)

**EFUSE\_RPT4\_RESERVED2\_1** Reserved. (RO)

**EFUSE\_CRYPT\_DPA\_ENABLE** Represents whether defense against DPA attack is enabled.

1: Enabled

0: Disabled

(RO)

**EFUSE\_SECURE\_BOOT\_EN** Represents whether Secure Boot is enabled.

1: Enabled

0: Disabled

(RO)

**EFUSE\_SECURE\_BOOT\_AGGRESSIVE\_REVOKE** Represents whether aggressive revocation of Secure Boot is enabled.

1: Enabled

0: Disabled

(RO)

**EFUSE\_RPT4\_RESERVED2\_0** Reserved. (RO)

**EFUSE\_FLASH\_TPUW** Represents the flash waiting time after power-up. Measurement unit: ms. When the value is less than 15, the waiting time is the programmed value. Otherwise, the waiting time is a fixed value, i.e. 30 ms. (RO)

## Register 5.16. EFUSE\_RD\_REPEAT\_DATA3\_REG (0x003C)

31	30	29	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0		0x00	0	0	0x0	0	0	0x0	0	0	0	0	0	0	0	0

Reset

**EFUSE\_DIS\_DOWNLOAD\_MODE** Represents whether all download modes are disabled.

- 1: Disabled
  - 0: Enabled
- (RO)

**EFUSE\_DIS\_DIRECT\_BOOT** Represents whether direct boot mode is disabled.

- 1: Disabled
  - 0: Enabled
- (RO)

**EFUSE\_DIS\_USB\_SERIAL\_JTAG\_ROM\_PRINT** Represents whether print from USB-Serial-JTAG during ROM boot is disabled.

- 1: Disabled
  - 0: Enabled
- (RO)

**EFUSE\_RPT4\_RESERVED3\_5** Reserved. (RO)

**EFUSE\_DIS\_USB\_SERIAL\_JTAG\_DOWNLOAD\_MODE** Represents whether the USB-Serial-JTAG download function is disabled.

- 1: Disabled
  - 0: Enabled
- (RO)

**EFUSE\_ENABLE\_SECURITY\_DOWNLOAD** Represents whether security download is enabled. Only UART is supported for download. Reading/writing RAM or registers is not supported (i.e. Stub download is not supported).

- 1: Enabled
  - 0: Disabled
- (RO)

Continued on the next page...

### Register 5.16. EFUSE\_RD\_REPEAT\_DATA3\_REG (0x003C)

Continued from the previous page...

**EFUSE\_UART\_PRINT\_CONTROL** Represents the type of UART printing.

- 0: Force enable printing.
  - 1: Enable printing when GPIO8 is reset at low level.
  - 2: Enable printing when GPIO8 is reset at high level.
  - 3: Force disable printing.
- (RO)

**EFUSE\_RPT4\_RESERVED3\_4** Reserved. (RO)

**EFUSE\_RPT4\_RESERVED3\_3** Reserved. (RO)

**EFUSE\_RPT4\_RESERVED3\_2** Reserved. (RO)

**EFUSE\_RPT4\_RESERVED3\_1** Reserved. (RO)

**EFUSE\_FORCE\_SEND\_RESUME** Represents whether ROM code is forced to send a resume command during SPI boot.

- 1: Forced.
  - 0: Not forced.
- (RO)

**EFUSE\_SECURE\_VERSION** Represents the security version used by ESP-IDF anti-rollback feature.

(RO)

**EFUSE\_SECURE\_BOOT\_DISABLE\_FAST\_WAKE** Represents whether FAST VERIFY ON WAKE is disabled when Secure Boot is enabled.

- 1: Disabled
  - 0: Enabled
- (RO)


**EFUSE\_RPT4\_RESERVED3\_0** Reserved. (RO)

### Register 5.17. EFUSE\_RD\_REPEAT\_DATA4\_REG (0x0040)


31	24	23	0
0x0		0x0000	
			Reset

**EFUSE\_RPT4\_RESERVED4\_1** Reserved. (RO)

**EFUSE\_RPT4\_RESERVED4\_0** Reserved. (RO)


**Register 5.18. EFUSE\_RD\_MAC\_SPI\_SYS\_0\_REG (0x0044)**

**EFUSE\_MAC\_0** Represents the low 32 bits of MAC address. (RO)

**Register 5.19. EFUSE\_RD\_MAC\_SPI\_SYS\_1\_REG (0x0048)**


**EFUSE\_MAC\_1** Represents the high 16 bits of MAC address. (RO)

**EFUSE\_MAC\_EXT** Represents the extended bits of MAC address. (RO)

**Register 5.20. EFUSE\_RD\_MAC\_SPI\_SYS\_2\_REG (0x004C)**


**EFUSE\_MAC\_SPI\_RESERVED** Reserved. (RO)

**EFUSE\_SPI\_PAD\_CONF\_1** Represents the first part of SPI\_PAD\_CONF. (RO)


**Register 5.21. EFUSE\_RD\_MAC\_SPI\_SYS\_3\_REG (0x0050)**

**EFUSE\_SPI\_PAD\_CONF\_2** Represents the second part of SPI\_PAD\_CONF. (RO)

**EFUSE\_SYS\_DATA\_PART0\_0** Represents the first 14 bits of the zeroth part of system data. (RO)

**Register 5.22. EFUSE\_RD\_MAC\_SPI\_SYS\_4\_REG (0x0054)**


**EFUSE\_SYS\_DATA\_PART0\_1** Represents the first 32 bits of the zeroth part of system data. (RO)

**Register 5.23. EFUSE\_RD\_MAC\_SPI\_SYS\_5\_REG (0x0058)**

**EFUSE\_SYS\_DATA\_PART0\_2** Represents the second 32 bits of the zeroth part of system data. (RO)




## Register 5.24. EFUSE\_RD\_SYS\_PART1\_DATA0\_REG (0x005C)




**EFUSE\_SYS\_DATA\_PART1\_0** Represents the zeroth 32 bits of the first part of system data. (RO)

## Register 5.25. EFUSE\_RD\_SYS\_PART1\_DATA1\_REG (0x0060)




**EFUSE\_SYS\_DATA\_PART1\_1** Represents the first 32 bits of the first part of system data. (RO)

## Register 5.26. EFUSE\_RD\_SYS\_PART1\_DATA2\_REG (0x0064)




**EFUSE\_SYS\_DATA\_PART1\_2** Represents the second 32 bits of the first part of system data. (RO)

## Register 5.27. EFUSE\_RD\_SYS\_PART1\_DATA3\_REG (0x0068)




**EFUSE\_SYS\_DATA\_PART1\_3** Represents the third 32 bits of the first part of system data. (RO)

## Register 5.28. EFUSE\_RD\_SYS\_PART1\_DATA4\_REG (0x006C)




**EFUSE\_SYS\_DATA\_PART1\_4** Represents the fourth 32 bits of the first part of system data. (RO)


## Register 5.29. EFUSE\_RD\_SYS\_PART1\_DATA5\_REG (0x0070)




**EFUSE\_SYS\_DATA\_PART1\_5** Represents the fifth 32 bits of the first part of system data. (RO)

**Register 5.30. EFUSE\_RD\_SYS\_PART1\_DATA6\_REG (0x0074)**


**EFUSE\_SYS\_DATA\_PART1\_6** Represents the sixth 32 bits of the first part of system data. (RO)

**Register 5.31. EFUSE\_RD\_SYS\_PART1\_DATA7\_REG (0x0078)**


**EFUSE\_SYS\_DATA\_PART1\_7** Represents the seventh 32 bits of the first part of system data. (RO)

**Register 5.32. EFUSE\_RD\_USR\_DATA0\_REG (0x007C)**


**EFUSE\_USR\_DATA0** Represents the zeroth 32 bits of BLOCK3 (user). (RO)

**Register 5.33. EFUSE\_RD\_USR\_DATA1\_REG (0x0080)**


**EFUSE\_USR\_DATA1** Represents the first 32 bits of BLOCK3 (user). (RO)

**Register 5.34. EFUSE\_RD\_USR\_DATA2\_REG (0x0084)**


**EFUSE\_USR\_DATA2** Represents the second 32 bits of BLOCK3 (user). (RO)

**Register 5.35. EFUSE\_RD\_USR\_DATA3\_REG (0x0088)**


**EFUSE\_USR\_DATA3** Represents the third 32 bits of BLOCK3 (user). (RO)

**Register 5.36. EFUSE\_RD\_USR\_DATA4\_REG (0x008C)**


**EFUSE\_USR\_DATA4** Represents the fourth 32 bits of BLOCK3 (user). (RO)

**Register 5.37. EFUSE\_RD\_USR\_DATA5\_REG (0x0090)**


**EFUSE\_USR\_DATA5** Represents the fifth 32 bits of BLOCK3 (user). (RO)

**Register 5.38. EFUSE\_RD\_USR\_DATA6\_REG (0x0094)**


**EFUSE\_USR\_DATA6** Represents the sixth 32 bits of BLOCK3 (user). (RO)

**Register 5.39. EFUSE\_RD\_USR\_DATA7\_REG (0x0098)**


**EFUSE\_USR\_DATA7** Represents the seventh 32 bits of BLOCK3 (user). (RO)

**Register 5.40. EFUSE\_RD\_KEY0\_DATA0\_REG (0x009C)**


**EFUSE\_KEY0\_DATA0** Represents the zeroth 32 bits of KEY0. (RO)

**Register 5.41. EFUSE\_RD\_KEY0\_DATA1\_REG (0x00A0)**


**EFUSE\_KEY0\_DATA1** Represents the first 32 bits of KEY0. (RO)

**Register 5.42. EFUSE\_RD\_KEY0\_DATA2\_REG (0x00A4)**


**EFUSE\_KEY0\_DATA2** Represents the second 32 bits of KEY0. (RO)

**Register 5.43. EFUSE\_RD\_KEY0\_DATA3\_REG (0x00A8)**


**EFUSE\_KEY0\_DATA3** Represents the third 32 bits of KEY0. (RO)

**Register 5.44. EFUSE\_RD\_KEY0\_DATA4\_REG (0x00AC)**


**EFUSE\_KEY0\_DATA4** Represents the fourth 32 bits of KEY0. (RO)

**Register 5.45. EFUSE\_RD\_KEY0\_DATA5\_REG (0x00B0)**


**EFUSE\_KEY0\_DATA5** Represents the fifth 32 bits of KEY0. (RO)

**Register 5.46. EFUSE\_RD\_KEY0\_DATA6\_REG (0x00B4)**


**EFUSE\_KEY0\_DATA6** Represents the sixth 32 bits of KEY0. (RO)

**Register 5.47. EFUSE\_RD\_KEY0\_DATA7\_REG (0x00B8)**


**EFUSE\_KEY0\_DATA7** Represents the seventh 32 bits of KEY0. (RO)

**Register 5.48. EFUSE\_RD\_KEY1\_DATA0\_REG (0x00BC)**


**EFUSE\_KEY1\_DATA0** Represents the zeroth 32 bits of KEY1. (RO)

**Register 5.49. EFUSE\_RD\_KEY1\_DATA1\_REG (0x00C0)**


**EFUSE\_KEY1\_DATA1** Represents the first 32 bits of KEY1. (RO)

**Register 5.50. EFUSE\_RD\_KEY1\_DATA2\_REG (0x00C4)**


**EFUSE\_KEY1\_DATA2** Represents the second 32 bits of KEY1. (RO)

**Register 5.51. EFUSE\_RD\_KEY1\_DATA3\_REG (0x00C8)**

**EFUSE\_KEY1\_DATA3** Represents the third 32 bits of KEY1. (RO)


**Register 5.52. EFUSE\_RD\_KEY1\_DATA4\_REG (0x00CC)**

**EFUSE\_KEY1\_DATA4** Represents the fourth 32 bits of KEY1. (RO)


**Register 5.53. EFUSE\_RD\_KEY1\_DATA5\_REG (0x00D0)**

**EFUSE\_KEY1\_DATA5** Represents the fifth 32 bits of KEY1. (RO)




**Register 5.54. EFUSE\_RD\_KEY1\_DATA6\_REG (0x00D4)**


**EFUSE\_KEY1\_DATA6** Represents the sixth 32 bits of KEY1. (RO)

**Register 5.55. EFUSE\_RD\_KEY1\_DATA7\_REG (0x00D8)**


**EFUSE\_KEY1\_DATA7** Represents the seventh 32 bits of KEY1. (RO)

**Register 5.56. EFUSE\_RD\_KEY2\_DATA0\_REG (0x00DC)**


**EFUSE\_KEY2\_DATA0** Represents the zeroth 32 bits of KEY2. (RO)

**Register 5.57. EFUSE\_RD\_KEY2\_DATA1\_REG (0x00E0)**


**EFUSE\_KEY2\_DATA1** Represents the first 32 bits of KEY2. (RO)

**Register 5.58. EFUSE\_RD\_KEY2\_DATA2\_REG (0x00E4)**


**EFUSE\_KEY2\_DATA2** Represents the second 32 bits of KEY2. (RO)

**Register 5.59. EFUSE\_RD\_KEY2\_DATA3\_REG (0x00E8)**


**EFUSE\_KEY2\_DATA3** Represents the third 32 bits of KEY2. (RO)

**Register 5.60. EFUSE\_RD\_KEY2\_DATA4\_REG (0x00EC)**


**EFUSE\_KEY2\_DATA4** Represents the fourth 32 bits of KEY2. (RO)

**Register 5.61. EFUSE\_RD\_KEY2\_DATA5\_REG (0x00F0)**


**EFUSE\_KEY2\_DATA5** Represents the fifth 32 bits of KEY2. (RO)

**Register 5.62. EFUSE\_RD\_KEY2\_DATA6\_REG (0x00F4)**


**EFUSE\_KEY2\_DATA6** Represents the sixth 32 bits of KEY2. (RO)

**Register 5.63. EFUSE\_RD\_KEY2\_DATA7\_REG (0x00F8)**


**EFUSE\_KEY2\_DATA7** Represents the seventh 32 bits of KEY2. (RO)

**Register 5.64. EFUSE\_RD\_KEY3\_DATA0\_REG (0x00FC)**


**EFUSE\_KEY3\_DATA0** Represents the zeroth 32 bits of KEY3. (RO)

**Register 5.65. EFUSE\_RD\_KEY3\_DATA1\_REG (0x0100)**


**EFUSE\_KEY3\_DATA1** Represents the first 32 bits of KEY3. (RO)

**Register 5.66. EFUSE\_RD\_KEY3\_DATA2\_REG (0x0104)**


**EFUSE\_KEY3\_DATA2** Represents the second 32 bits of KEY3. (RO)

**Register 5.67. EFUSE\_RD\_KEY3\_DATA3\_REG (0x0108)**


**EFUSE\_KEY3\_DATA3** Represents the third 32 bits of KEY3. (RO)

**Register 5.68. EFUSE\_RD\_KEY3\_DATA4\_REG (0x010C)**


**EFUSE\_KEY3\_DATA4** Represents the fourth 32 bits of KEY3. (RO)

**Register 5.69. EFUSE\_RD\_KEY3\_DATA5\_REG (0x0110)**


**EFUSE\_KEY3\_DATA5** Represents the fifth 32 bits of KEY3. (RO)

**Register 5.70. EFUSE\_RD\_KEY3\_DATA6\_REG (0x0114)**


**EFUSE\_KEY3\_DATA6** Represents the sixth 32 bits of KEY3. (RO)

**Register 5.71. EFUSE\_RD\_KEY3\_DATA7\_REG (0x0118)**


**EFUSE\_KEY3\_DATA7** Represents the seventh 32 bits of KEY3. (RO)

**Register 5.72. EFUSE\_RD\_KEY4\_DATA0\_REG (0x011C)**


**EFUSE\_KEY4\_DATA0** Represents the zeroth 32 bits of KEY4. (RO)

**Register 5.73. EFUSE\_RD\_KEY4\_DATA1\_REG (0x0120)**


**EFUSE\_KEY4\_DATA1** Represents the first 32 bits of KEY4. (RO)

**Register 5.74. EFUSE\_RD\_KEY4\_DATA2\_REG (0x0124)**


**EFUSE\_KEY4\_DATA2** Represents the second 32 bits of KEY4. (RO)

**Register 5.75. EFUSE\_RD\_KEY4\_DATA3\_REG (0x0128)**


**EFUSE\_KEY4\_DATA3** Represents the third 32 bits of KEY4. (RO)

**Register 5.76. EFUSE\_RD\_KEY4\_DATA4\_REG (0x012C)**


**EFUSE\_KEY4\_DATA4** Represents the fourth 32 bits of KEY4. (RO)

**Register 5.77. EFUSE\_RD\_KEY4\_DATA5\_REG (0x0130)**


**EFUSE\_KEY4\_DATA5** Represents the fifth 32 bits of KEY4. (RO)

**Register 5.78. EFUSE\_RD\_KEY4\_DATA6\_REG (0x0134)**


**EFUSE\_KEY4\_DATA6** Represents the sixth 32 bits of KEY4. (RO)

**Register 5.79. EFUSE\_RD\_KEY4\_DATA7\_REG (0x0138)**


**EFUSE\_KEY4\_DATA7** Represents the seventh 32 bits of KEY4. (RO)

**Register 5.80. EFUSE\_RD\_KEY5\_DATA0\_REG (0x013C)**


**EFUSE\_KEY5\_DATA0** Represents the zeroth 32 bits of KEY5. (RO)

**Register 5.81. EFUSE\_RD\_KEY5\_DATA1\_REG (0x0140)**


**EFUSE\_KEY5\_DATA1** Represents the first 32 bits of KEY5. (RO)

**Register 5.82. EFUSE\_RD\_KEY5\_DATA2\_REG (0x0144)**


**EFUSE\_KEY5\_DATA2** Represents the second 32 bits of KEY5. (RO)

**Register 5.83. EFUSE\_RD\_KEY5\_DATA3\_REG (0x0148)**

**EFUSE\_KEY5\_DATA3** Represents the third 32 bits of KEY5. (RO)


**Register 5.84. EFUSE\_RD\_KEY5\_DATA4\_REG (0x014C)**

**EFUSE\_KEY5\_DATA4** Represents the fourth 32 bits of KEY5. (RO)


**Register 5.85. EFUSE\_RD\_KEY5\_DATA5\_REG (0x0150)**

**EFUSE\_KEY5\_DATA5** Represents the fifth 32 bits of KEY5. (RO)




**Register 5.86. EFUSE\_RD\_KEY5\_DATA6\_REG (0x0154)**


**EFUSE\_KEY5\_DATA6** Represents the sixth 32 bits of KEY5. (RO)

**Register 5.87. EFUSE\_RD\_KEY5\_DATA7\_REG (0x0158)**


**EFUSE\_KEY5\_DATA7** Represents the seventh 32 bits of KEY5. (RO)

**Register 5.88. EFUSE\_RD\_SYS\_PART2\_DATA0\_REG (0x015C)**


**EFUSE\_SYS\_DATA\_PART2\_0** Represents the 0th 32 bits of the 2nd part of system data. (RO)

**Register 5.89. EFUSE\_RD\_SYS\_PART2\_DATA1\_REG (0x0160)**

**EFUSE\_SYS\_DATA\_PART2\_1** Represents the 1st 32 bits of the 2nd part of system data. (RO)


**Register 5.90. EFUSE\_RD\_SYS\_PART2\_DATA2\_REG (0x0164)**

**EFUSE\_SYS\_DATA\_PART2\_2** Represents the 2nd 32 bits of the 2nd part of system data. (RO)

**Register 5.91. EFUSE\_RD\_SYS\_PART2\_DATA3\_REG (0x0168)**


**EFUSE\_SYS\_DATA\_PART2\_3** Represents the 3rd 32 bits of the 2nd part of system data. (RO)

## Register 5.92. EFUSE\_RD\_SYS\_PART2\_DATA4\_REG (0x016C)




**EFUSE\_SYS\_DATA\_PART2\_4** Represents the 4th 32 bits of the 2nd part of system data. (RO)

## Register 5.93. EFUSE\_RD\_SYS\_PART2\_DATA5\_REG (0x0170)




**EFUSE\_SYS\_DATA\_PART2\_5** Represents the 5th 32 bits of the 2nd part of system data. (RO)

## Register 5.94. EFUSE\_RD\_SYS\_PART2\_DATA6\_REG (0x0174)



**EFUSE\_SYS\_DATA\_PART2\_6** Represents the 6th 32 bits of the 2nd part of system data. (RO)

**Register 5.95. EFUSE\_RD\_SYS\_PART2\_DATA7\_REG (0x0178)**

**EFUSE\_SYS\_DATA\_PART2\_7** Represents the 7th 32 bits of the 2nd part of system data. (RO)

**Register 5.96. EFUSE\_RD\_REPEAT\_ERR0\_REG (0x017C)**

EFUSE_RPT4_RESERVED0_ERR_0 EFUSE_RPT4_RESERVED0_ERR_1 EFUSE_RPT4_RESERVED0_ERR_2 EFUSE_VDD_SPI_AS_GPIO_ERR EFUSE_USB_EXCHG_PINS_ERR (reserved) EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR EFUSE_DIS_PAD_JTAG_ERR EFUSE_SOFT_DIS_JTAG_ERR EFUSE_JTAG_SEL_ENABLE_ERR EFUSE_DIS_TWAI_ERR EFUSE_SPI_DOWNLOAD_MSPI_DIS_ERR EFUSE_DIS_FORCE_DOWNLOAD_ERR EFUSE_DIS_USB_SERIAL_JTAG_ERR EFUSE_DIS_DOWNLOAD_ICACHE_ERR EFUSE_SWAP_UART_SDIO_EN_ERR EFUSE_RD_DIS_ERR																														
31	30	29	28	27	26	25	24		21	20	19	18		16	15	14	13	12	11	10	9	8	7	6		0				
0x0	0	0x0	0	0	0	0	0	0	0	0	0	0x0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x0			

Reset

**EFUSE\_RD\_DIS\_ERR** Any bit of this field being 1 represents a programming error of RD\_DIS. (RO)

**EFUSE\_SWAP\_UART\_SDIO\_EN\_ERR** This bit being 1 represents a programming error of SWAP\_UART\_SDIO\_EN. (RO)

**EFUSE\_DIS\_ICACHE\_ERR** This bit being 1 represents a programming error of DIS\_ICACHE. (RO)

**EFUSE\_DIS\_USB\_JTAG\_ERR** This bit being 1 represents a programming error of DIS\_USB\_JTAG. (RO)

**EFUSE\_DIS\_DOWNLOAD\_ICACHE\_ERR** This bit being 1 represents a programming error of DIS\_DOWNLOAD\_ICACHE. (RO)

**EFUSE\_DIS\_USB\_SERIAL\_JTAG\_ERR** This bit being 1 represents a programming error of DIS\_USB\_DEVICE. (RO)

**EFUSE\_DIS\_FORCE\_DOWNLOAD\_ERR** This bit being 1 represents a programming error of DIS\_FORCE\_DOWNLOAD. (RO)

**EFUSE\_SPI\_DOWNLOAD\_MSPI\_DIS\_ERR** This bit being 1 represents a programming error of SPI\_DOWNLOAD\_MSPI\_DIS. (RO)

**EFUSE\_DIS\_TWAI\_ERR** This bit being 1 represents a programming error of DIS\_TWAI. (RO)

**EFUSE\_JTAG\_SEL\_ENABLE\_ERR** This bit being 1 represents a programming error of JTAG\_SEL\_ENABLE. (RO)

**EFUSE\_SOFT\_DIS\_JTAG\_ERR** Any bit of this field being 1 represents a programming error of SOFT\_DIS\_JTAG. (RO)

**EFUSE\_DIS\_PAD\_JTAG\_ERR** This bit being 1 represents a programming error of DIS\_PAD\_JTAG. (RO)

**EFUSE\_DIS\_DOWNLOAD\_MANUAL\_ENCRYPT\_ERR** This bit being 1 represents a programming error of DIS\_DOWNLOAD\_MANUAL\_ENCRYPT. (RO)

Continued on the next page...

**Register 5.96. EFUSE\_RD\_REPEAT\_ERR0\_REG (0x0080)**

Continued from the previous page...

**EFUSE\_USB\_EXCHG\_PINS\_ERR** This bit being 1 represents a programming error of USB\_EXCHG\_PINS. (RO)

**EFUSE\_VDD\_SPI\_AS\_GPIO\_ERR** This bit being 1 represents a programming error of VDD\_SPI\_AS\_GPIO. (RO)

**EFUSE\_RPT4\_RESERVED0\_ERR\_2** Reserved. (RO)

**EFUSE\_RPT4\_RESERVED0\_ERR\_1** Reserved. (RO)

**EFUSE\_RPT4\_RESERVED0\_ERR\_0** Reserved. (RO)

## Register 5.97. EFUSE\_RD\_REPEAT\_ERR1\_REG (0x0180)

EFUSE_KEY_PURPOSE_1_ERR		EFUSE_KEY_PURPOSE_0_ERR		EFUSE_SECURE_BOOT_KEY_REVOKE2_ERR		EFUSE_SECURE_BOOT_KEY_REVOKE1_ERR		EFUSE_SECURE_BOOT_KEY_REVOKE0_ERR		EFUSE_SPI_BOOT_CRYPT_CNT_ERR		EFUSE_WDT_DELAY_SEL_ERR		EFUSE_RPT4_RESERVED1_ERR_0	
31	28	27	24	23	22	21	20	18	17	16	15				0
0x0		0x0		0	0	0	0x0		0x0		0x00			Reset	

**EFUSE\_RPT4\_RESERVED1\_ERR\_0** Reserved. (RO)

**EFUSE\_WDT\_DELAY\_SEL\_ERR** Any bit of this field being 1 represents a programming error of WDT\_DELAY\_SEL. (RO)

**EFUSE\_SPI\_BOOT\_CRYPT\_CNT\_ERR** Any bit of this field being 1 represents a programming error of SPI\_BOOT\_CRYPT\_CNT. (RO)

**EFUSE\_SECURE\_BOOT\_KEY\_REVOKE0\_ERR** This bit being 1 represents a programming error of SECURE\_BOOT\_KEY\_REVOKE0. (RO)

**EFUSE\_SECURE\_BOOT\_KEY\_REVOKE1\_ERR** This bit being 1 represents a programming error of SECURE\_BOOT\_KEY\_REVOKE1. (RO)

**EFUSE\_SECURE\_BOOT\_KEY\_REVOKE2\_ERR** This bit being 1 represents a programming error of SECURE\_BOOT\_KEY\_REVOKE2. (RO)

**EFUSE\_KEY\_PURPOSE\_0\_ERR** Any bit of this field being 1 represents a programming error of KEY\_PURPOSE\_0. (RO)

**EFUSE\_KEY\_PURPOSE\_1\_ERR** Any bit of this field being 1 represents a programming error of KEY\_PURPOSE\_1. (RO)

Register 5.98. EFUSE\_RD\_REPEAT\_ERR2\_REG (0x0184)

EFUSE_FLASH_TPUW_ERR		EFUSE_RPT4_RESERVED2_ERR_0		EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE_ERR		EFUSE_SECURE_BOOT_EN_ERR		EFUSE_CRYPT_DPA_ENABLE_ERR		EFUSE_RPT4_RESERVED2_ERR_1		EFUSE_SEC_DPA_LEVEL_ERR		EFUSE_KEY_PURPOSE_5_ERR		EFUSE_KEY_PURPOSE_4_ERR		EFUSE_KEY_PURPOSE_3_ERR		EFUSE_KEY_PURPOSE_2_ERR	
31	28	27	22	21	20	19	18	17	16	15	12	11	8	7	4	3	0				
0x0		0x0		0	0	0	0	0x0		0x0		0x0		0x0		0x0		Reset			

**EFUSE\_KEY\_PURPOSE\_2\_ERR** Any bit of this field being 1 represents a programming error of KEY\_PURPOSE\_2. (RO)

**EFUSE\_KEY\_PURPOSE\_3\_ERR** Any bit of this field being 1 represents a programming error of KEY\_PURPOSE\_3. (RO)

**EFUSE\_KEY\_PURPOSE\_4\_ERR** Any bit of this field being 1 represents a programming error of KEY\_PURPOSE\_4. (RO)

**EFUSE\_KEY\_PURPOSE\_5\_ERR** Any bit of this field being 1 represents a programming error of KEY\_PURPOSE\_5. (RO)

**EFUSE\_SEC\_DPA\_LEVEL\_ERR** This bit being 1 represents a programming error of SEC\_DPA\_LEVEL. (RO)

**EFUSE\_RPT4\_RESERVED2\_ERR\_1** Reserved. (RO)

**EFUSE\_CRYPT\_DPA\_ENABLE\_ERR** This bit being 1 represents a programming error of CRYPT\_DPA\_ENABLE. (RO)

**EFUSE\_SECURE\_BOOT\_EN\_ERR** This bit being 1 represents a programming error of SECURE\_BOOT\_EN. (RO)

**EFUSE\_SECURE\_BOOT\_AGGRESSIVE\_REVOKE\_ERR** This bit being 1 represents a programming error of SECURE\_BOOT\_AGGRESSIVE\_REVOKE. (RO)

**EFUSE\_RPT4\_RESERVED2\_ERR\_0** Reserved. (RO)

**EFUSE\_FLASH\_TPUW\_ERR** Any bit of this field being 1 represents a programming error of FLASH\_TPUW. (RO)



## Register 5.99. EFUSE\_RD\_REPEAT\_ERR3\_REG (0x0188)

EFUSE_RPT4_RESERVED3_ERR_0														EFUSE_FORCE_SEND_RESUME_ERR					EFUSE_RPT4_RESERVED3_ERR_5																									
EFUSE_SECURE_VERSION_ERR														EFUSE_RPT4_RESERVED3_ERR_4					EFUSE_ENABLE_SECURITY_DOWNLOAD_ERR																									
EFUSE_RPT4_RESERVED3_ERR_1														EFUSE_RPT4_RESERVED3_ERR_3					EFUSE_DIS_USB_SERIAL_JTAG_DOWNLOAD_ERR																									
EFUSE_RPT4_RESERVED3_ERR_2														EFUSE_RPT4_RESERVED3_ERR_2					EFUSE_USB_PRINT_ERR																									
EFUSE_RPT4_RESERVED3_ERR_1														EFUSE_RPT4_RESERVED3_ERR_1					EFUSE_DIS_DIRECT_BOOT_ERR																									
EFUSE_RPT4_RESERVED3_ERR_0														EFUSE_RPT4_RESERVED3_ERR_0					EFUSE_DIS_DOWNLOAD_MODE_ERR																									
31	30	29												14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reset															
0x0	0x00																						0	0	0x0	0	0	0x0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**EFUSE\_DIS\_DOWNLOAD\_MODE\_ERR** This bit being 1 represents a programming error of DIS\_DOWNLOAD\_MODE. (RO)

**EFUSE\_DIS\_DIRECT\_BOOT\_ERR** This bit being 1 represents a programming error of DIS\_DIRECT\_BOOT. (RO)

**EFUSE\_USB\_PRINT\_ERR** This bit being 1 represents a programming error of UART\_PRINT\_CHANNEL. (RO)

**EFUSE\_RPT4\_RESERVED3\_ERR\_5** Reserved. (RO)

**EFUSE\_DIS\_USB\_SERIAL\_JTAG\_DOWNLOAD\_MODE\_ERR** This bit being 1 represents a programming error of DIS\_USB\_SERIAL\_JTAG\_DOWNLOAD\_MODE. (RO)

**EFUSE\_ENABLE\_SECURITY\_DOWNLOAD\_ERR** This bit being 1 represents a programming error of ENABLE\_SECURITY\_DOWNLOAD. (RO)

**EFUSE\_UART\_PRINT\_CONTROL\_ERR** Any bit of this field being 1 represents a programming error of UART\_PRINT\_CONTROL. (RO)

**EFUSE\_RPT4\_RESERVED3\_ERR\_4** Reserved. (RO)

**EFUSE\_RPT4\_RESERVED3\_ERR\_3** Reserved. (RO)

**EFUSE\_RPT4\_RESERVED3\_ERR\_2** Reserved. (RO)

**EFUSE\_RPT4\_RESERVED3\_ERR\_1** Reserved. (RO)

**EFUSE\_FORCE\_SEND\_RESUME\_ERR** This bit being 1 represents a programming error of FORCE\_SEND\_RESUME. (RO)

**EFUSE\_SECURE\_VERSION\_ERR** Any bit of this field being 1 represents a programming error of SECURE\_VERSION. (RO)

**EFUSE\_RPT4\_RESERVED3\_ERR\_0** Reserved. (RO)

**Register 5.100. EFUSE\_RD\_REPEAT\_ERR4\_REG (0x0190)**

<i>EFUSE_RPT4_RESERVED4_ERR_0</i>		<i>EFUSE_RPT4_RESERVED4_ERR_1</i>	
31	24	23	0
0x0		0x0000	
			Reset

**EFUSE\_RPT4\_RESERVED4\_ERR\_1** Reserved. (RO)

**EFUSE\_RPT4\_RESERVED4\_ERR\_0** Reserved. (RO)

## Register 5.101. EFUSE\_RD\_RS\_ERR0\_REG (0x01C0)

31	30	28	27	26	24	23	22	20	19	18	16	15	14	12	11	10	8	7	6	4	3	2	0	
0	0x0	0	0x0	0	0x0	0	0x0	0	0x0	0	0x0	0	0x0	0	0x0	0	0x0	0	0x0	0	0x0	0	0x0	Reset

**EFUSE\_MAC\_SPI\_8M\_ERR\_NUM** Represents the number of error bytes. (RO)

**EFUSE\_MAC\_SPI\_8M\_FAIL** Represents whether programming MAC\_SPI\_8M failed.

0: No failure and the data of MAC\_SPI\_8M is reliable.

1: Programming user data failed and the number of error bytes is over 6.

(RO)

**EFUSE\_SYS\_PART1\_ERR\_NUM** Represents the number of error bytes. (RO)

**EFUSE\_SYS\_PART1\_FAIL** Represents whether programming system part1 data failed.

0: No failure and the data of system part1 is reliable.

1: Programming user data failed and the number of error bytes is over 6.

(RO)

**EFUSE\_USR\_DATA\_ERR\_NUM** Represents the number of error bytes. (RO)

**EFUSE\_USR\_DATA\_FAIL** Represents whether programming user data failed.

0: No failure and the user data is reliable.

1: Programming user data failed and the number of error bytes is over 6.

(RO)

**EFUSE\_KEY0\_ERR\_NUM** Represents the number of error bytes. (RO)

**EFUSE\_KEY0\_FAIL** Represents whether programming key0 data failed.

0: No failure and the data of key0 is reliable.

1: Programming key0 failed and the number of error bytes is over 6.

(RO)

**EFUSE\_KEY1\_ERR\_NUM** Represents the number of error bytes. (RO)

**EFUSE\_KEY1\_FAIL** Represents whether programming key1 data failed.

0: No failure and the data of key1 is reliable.

1: Programming key1 failed and the number of error bytes is over 6.

(RO)

**EFUSE\_KEY2\_ERR\_NUM** Represents the number of error bytes. (RO)

**EFUSE\_KEY2\_FAIL** Represents whether programming key2 data failed.

0: No failure and the data of key2 is reliable.

1: Programming key2 failed and the number of error bytes is over 6.


(RO)

Continued on the next page...






**Register 5.105. EFUSE\_STATUS\_REG (0x01D0)**



**EFUSE\_STATE** Represents the state of the eFuse state machine. (RO)

**EFUSE\_BLK0\_VALID\_BIT\_CNT** Represents the number of block valid bit. (RO)

**Register 5.106. EFUSE\_CMD\_REG (0x01D4)**




**EFUSE\_READ\_CMD** Configures whether or not to send read command.  
 1: Send  
 0: No effect  
 (R/W/SC)

**EFUSE\_PGM\_CMD** Configures whether or not to send programming command.  
 1: Send  
 0: No effect  
 (R/W/SC)

**EFUSE\_BLK\_NUM** Represents the serial number of the block to be programmed. Value 0-10 corresponds to block number 0-10, respectively. (R/W)




**Register 5.110. EFUSE\_INT\_CLR\_REG (0x01E4)**



**EFUSE\_READ\_DONE\_INT\_CLR** Write 1 to clear read\_done interrupt. (WO)

**EFUSE\_PGM\_DONE\_INT\_CLR** Write 1 to clear pgm\_done interrupt. (WO)

**Register 5.111. EFUSE\_DAC\_CONF\_REG (0x01E8)**



**EFUSE\_DAC\_CLK\_DIV** Configures the division factor of the rising clock of the programming voltage. (R/W)

**EFUSE\_DAC\_CLK\_PAD\_SEL** Don't care. (R/W)

**EFUSE\_DAC\_NUM** Configures the rising period of the programming voltage. Measurement unit: Divided clock frequency by EFUSE\_DAC\_CLK\_DIV. (R/W)

**EFUSE\_OE\_CLR** Reduces the power supply of the programming voltage. (R/W)



**Register 5.112. EFUSE\_RD\_TIM\_CONF\_REG (0x01EC)**

<i>EFUSE_READ_INIT_NUM</i>				<i>EFUSE_TSR_A</i>				<i>EFUSE_TRD</i>				<i>EFUSE_THR_A</i>				
31	24	23	16	15	8	7	0									
0x12				0x1				0x2				0x1				Reset

**EFUSE\_THR\_A** Configures the read hold time. Measurement unit: One cycle of the eFuse core clock. (R/W)

**EFUSE\_TRD** Configures the read time. Measurement unit: One cycle of the eFuse core clock. (R/W)

**EFUSE\_TSR\_A** Configures the read setup time. Measurement unit: One cycle of the eFuse core clock. (R/W)

**EFUSE\_READ\_INIT\_NUM** Configures the waiting time of reading eFuse memory. Measurement unit: One cycle of the eFuse core clock. (R/W)

**Register 5.113. EFUSE\_WR\_TIM\_CONF1\_REG (0x01F0)**

<i>EFUSE_THP_A</i>				<i>EFUSE_PWR_ON_NUM</i>				<i>EFUSE_TSUP_A</i>				
31	24	23	8	7	0							
0x1				0x3000				0x1				Reset

**EFUSE\_TSUP\_A** Configures the programming setup time. Measurement unit: One cycle of the eFuse core clock. (R/W)

**EFUSE\_PWR\_ON\_NUM** Configures the power up time for VDDQ. Measurement unit: One cycle of the eFuse core clock. (R/W)

**EFUSE\_THP\_A** Configures the programming hold time. Measurement unit: One cycle of the eFuse core clock. (R/W)

**Register 5.114. EFUSE\_WR\_TIM\_CONF2\_REG (0x01F4)**

31	EFUSE_TPGM	16	15	EFUSE_PWR_OFF_NUM	0
0xc8			0x190		
Reset					

**EFUSE\_PWR\_OFF\_NUM** Configures the power outage time for VDDQ. Measurement unit: One cycle of the eFuse core clock. (R/W)

**EFUSE\_TPGM** Configures the active programming time. Measurement unit: One cycle of the eFuse core clock. (R/W)

**Register 5.115. EFUSE\_WR\_TIM\_CONF0\_REG (0x01F8)**

31	(reserved)	21	20	13	12	11	1	0
0 0 0 0 0 0 0 0 0 0 0 0			0x1	0	0x0			0
Reset								

**EFUSE\_UPDATE** Configures whether to update multi-bit register signals.

- 1: Update
  - 0: No effect
- (WT)

**EFUSE\_TPGM\_INACTIVE** Configures the inactive programming time. Measurement unit: One cycle of the eFuse core clock. (R/W)

**Register 5.116. EFUSE\_DATE\_REG (0x01FC)**

31	(reserved)	28	27	0
0 0 0 0			0x2206300	
Reset				

**EFUSE\_DATE** Version control register. (R/W)

## 6 IO MUX and GPIO Matrix (GPIO, IO MUX)

### 6.1 Overview

The ESP32-C6 chip features 31 GPIO pins. Each pin can be used as a general-purpose I/O, or be connected to an internal peripheral signal. Through GPIO matrix, IO MUX, and low-power (LP) IO MUX, peripheral input signals can be from any IO pins, and peripheral output signals can be routed to any IO pins. Together these modules provide highly configurable I/O.

**Note:**

- The 31 GPIO pins are numbered from GPIO0 ~ GPIO30.
- For chip variants without an in-package flash, GPIO14 is not led out to any chip pins, so GPIO14 is not available to users.
- For chip variants with an in-package flash, GPIO24 ~ GPIO30 are dedicated to connecting the in-package flash, not for other uses. GPIO10 ~ GPIO11 are not led out to any chip pins, thus not available to users. The remaining 22 GPIO pins (numbered GPIO0 ~ GPIO9, GPIO12 ~ GPIO23) are configurable by users.

### 6.2 Features

**GPIO matrix has the following features:**

- A full-switching matrix between the peripheral input/output signals and the GPIO pins.
- 85 peripheral input signals sourced from the input of any GPIO pins.
- 93 peripheral output signals routed to the output of any GPIO pins.
- Signal synchronization for peripheral inputs based on **IO MUX operating clock**. For more information about the operating clock of IO MUX, please refer to Section [7 Reset and Clock](#).
- GPIO Filter hardware for input signal filtering.
- Glitch Filter hardware for second time filtering on input signal.
- Sigma delta modulated (SDM) output.
- GPIO simple input and output.

**IO MUX has the following features:**

- Better high-frequency digital performance achieved by some digital signals (SPI, JTAG, UART) bypassing GPIO matrix. In this case, IO MUX is used to connect these pins directly to peripherals.
- A configuration register `IO_MUX_GPIOn_REG` provided for each GPIO pin. The pin can be configured to
  - perform GPIO function routed by GPIO matrix;
  - or perform direct connection bypassing GPIO matrix.

**LP IO MUX has the following feature:**

- Control of eight LP GPIO pins (GPIO0 ~ GPIO7) that can be used by the peripherals in ULP and LP system.

## 6.3 Architectural Overview

Figure 6-1 shows in details how GPIO matrix, IO MUX, and LP IO MUX route signals from pins to peripherals, and from peripherals to pins.




Figure 6-1. Architecture of IO MUX, LP IO MUX, and GPIO Matrix

- Only part of peripheral input signals (marked “yes” in column “Direct input through IO MUX” in Table 6-2) can bypass GPIO matrix. The other input signals can only be routed to peripherals via GPIO matrix.
- There are only 31 inputs from GPIO SYNC to GPIO matrix, since ESP32-C6 provides 31 GPIO pins in total. Note:
  - For chip variants without an in-package flash, there are 30 inputs from GPIO SYNC to GPIO matrix in total. GPIO14 is not led out to any chip pins.
  - For chip variants with an in-package flash, there are only 22 inputs from GPIO SYNC to GPIO matrix in total. GPIO10 ~ GPIO11 are not let out to chip pins, and GPIO24 ~ GPIO30 are used to connect the in-package flash.
- The pins supplied by VDDPST1 or by VDDPST2 are controlled by the signals: IE, OE, WPU, and WPD.
- Only part of peripheral outputs (marked “yes” in column “Direct output through IO MUX” in Table 6-2) can be routed to pins bypassing GPIO matrix. The other output signals can only be routed to pins via GPIO matrix.
- There are 31 outputs (corresponding to GPIO pin  $X$ : 0 ~ 30) from GPIO matrix to IO MUX. Note:

- For chip variants without an in-package flash, there are 30 outputs (corresponding to GPIO X: 0 ~ 13, 15 ~ 30) from GPIO matrix to IO MUX in total.
- For chip variants with an in-package flash, there are only 22 outputs (corresponding to GPIO X: 0 ~ 9, 12 ~ 23) from GPIO matrix to IO MUX in total.

Figure 6-2 shows the internal structure of a pad, which is an electrical interface between the chip logic and the GPIO pin. The structure is applicable to all 31 GPIO pins and can be controlled using IE, OE, WPU, and WPD signals.




Figure 6-2. Internal Structure of a Pad

- IE: input enable
- OE: output enable
- WPU: internal weak pull-up resistor
- WPD: internal weak pull-down resistor
- Bonding pad: a terminal point of the chip logic used to make a physical connection from the chip die to GPIO pin in the chip package

## 6.4 Peripheral Input via GPIO Matrix

### 6.4.1 Overview


To receive a peripheral input signal via GPIO matrix, the matrix is configured to source the peripheral input signal from one of the 31 GPIOs (0 ~ 30), see Table 6-2. Meanwhile, the register corresponding to the peripheral signal should be set to receive input signal via GPIO matrix.

As shown in Figure 6-1, when GPIO matrix is used to input a signal from the pin, all external input signals are sourced from the GPIO pins and then filtered by the GPIO Filter, as shown in Step 2 in Section 6.4.3.

The Glitch Filter hardware can filter eight of the output signals from the GPIO Filter, and the other unselected signals go directly to the GPIO SYNC hardware, as shown in Step 3 in Section 6.4.3.

All signals filtered by the GPIO Filter hardware or the Glitch Filter hardware are synchronized by the GPIO SYNC hardware to IO MUX operating clock and then enter the GPIO matrix, see Section 6.4.2. Such signal filtering and synchronization features apply to all GPIO matrix signals but do not apply when using the IO MUX.

### 6.4.2 Signal Synchronization



**Figure 6-3. GPIO Input Synchronized on Rising Edge or on Falling Edge of IO MUX Operating Clock**

Figure 6-3 shows the functionality of GPIO SYNC. In the figure, negative sync and positive sync mean GPIO input is synchronized on falling edge and on rising edge of IO MUX operating clock respectively.

The synchronization function is disabled by default by the synchronizer, i.e., `GPIO_PINx_SYNC1/2_BYPASS [1:0] = 0`. But when an asynchronous peripheral signal is connected to the pin, the signal should be synchronized by the two-level synchronizer (i.e., the first-level synchronizer and the second-level synchronizer as shown in Figure 6-3) to lower the probability of causing metastability. For more information, see Step 4 in the following section.

### 6.4.3 Functional Description

To read GPIO pin  $X^1$  into peripheral signal  $Y$ , follow the steps below:

1. Configure register `GPIO_FUNCy_IN_SEL_CFG_REG` corresponding to peripheral signal  $Y$  in GPIO matrix:
  - Set `GPIO_SIGy_IN_SEL` to enable peripheral signal input via GPIO matrix.
  - Set `GPIO_FUNCy_IN_SEL` to the desired GPIO pin, i.e.,  $X$  here.

**Note that** some peripheral signals have no valid `GPIO_SIGy_IN_SEL` bit, namely, these peripherals can only receive input signals via GPIO matrix.

2. Optionally enable the GPIO Filter for pin input signals by setting `IO_MUX_GPIOx_FILTER_EN`. Only the signals with a valid width of more than two clock cycles can be sampled, see Figure 6-4.




Figure 6-4. GPIO Filter Timing of GPIO Input Signals

3. Glitch filter hardware supports eight channels, each of which selects one signal from the 31 (0~30) output signals from the GPIO Filter hardware and conducts the second-time filtering on the selected signal. This Glitch Filter hardware can be used to filter slow-speed signals. To enable this feature, follow the steps below:

- Configure `GPIOSD_FILTER_CH $n$ _INPUT_IO_NUM` to  $m$ .  $n$  (0 ~ 7) represents the channel number.  $m$  (0 ~ 30) represents the GPIO pin number.
- Configure `GPIOSD_FILTER_CH $n$ _WINDOW_WIDTH` to **VALUE1** and `GPIOSD_FILTER_CH $n$ _WINDOW_THRES` to **VALUE2**. During **VALUE1** + 1 cycles, if there are **VALUE2** + 1 input signals that do not match the current output signal value, the Glitch Filter hardware inverts the output signal. `GPIOSD_FILTER_CH $n$ _WINDOW_WIDTH` and `GPIOSD_FILTER_CH $n$ _WINDOW_THRES` can be configured to the same value **VALUE3**, then only signals with a width greater than **VALUE3** + 1 clock cycles will be sampled.
- Set `GPIOSD_FILTER_CH $n$ _EN` to enable channel  $n$ .

An example is shown in Figure 6-5, where `GPIOSD_FILTER_CH $x$ _WINDOW_WIDTH` is configured to 3 and `GPIOSD_FILTER_CH $x$ _WINDOW_THRES` to 2. The output signal value (signal\_out) keeps as “0” in the four clock cycles before T1. The input signal value (signal\_in) has been “1” for three clock cycles in the same period, then the output signal is inverted to “1” after T1.




Figure 6-5. Glitch Filter Timing Example

4. Synchronize GPIO input signals. To do so, please set `GPIO_PIN $x$ _REG` corresponding to GPIO pin  $X$  as follows:

- Set `GPIO_PIN $x$ _SYNC1_BYPASS` to enable input signal synchronized on rising edge or on falling edge in the first-level synchronization, see Figure 6-3.
- Set `GPIO_PIN $x$ _SYNC2_BYPASS` to enable input signal synchronized on rising edge or on falling edge in the second-level synchronization, see Figure 6-3.

5. Configure IO MUX register to enable pin input. For this end, please set `IO_MUX_GPIO $x$ _REG` corresponding to GPIO pin  $X$  as follows:

- Set `IO_MUX_GPIO $x$ _FUN_IE` to enable input<sup>2</sup>.
- Set or clear `IO_MUX_GPIO $x$ _FUN_WPU` and `IO_MUX_GPIO $x$ _FUN_WPD` as desired to enable or disable pull-up and pull-down resistors.

For example, to connect I2S MSCK input signal <sup>3</sup> (I2S\_MCLK\_in, signal index 12) to GPIO7, please follow the steps below. Note that GPIO7 is also named as MTDO pin.

1. Set `GPIO_SIG12_IN_SEL` in register `GPIO_FUNC12_IN_SEL_CFG_REG` to enable peripheral signal input via GPIO matrix.
2. Set `GPIO_FUNC12_IN_SEL` in register `GPIO_FUNC12_IN_SEL_CFG_REG` to 7, i.e., select GPIO7.
3. Set `IO_MUX_GPIO7_FUN_IE` in register `IO_MUX_GPIO7_REG` to enable pin input.

**Note:**

1. One input pin can be connected to multiple peripheral input signals.
2. The input signal can be inverted by configuring `GPIO_FUNC $y$ _IN_INV_SEL`.
3. It is possible to have a peripheral read a constantly low or constantly high input value without connecting this input to a pin. This can be done by selecting a special `GPIO_FUNC $y$ _IN_SEL` input, instead of a GPIO number:
  - When `GPIO_FUNC $y$ _IN_SEL` is set to 0x3C, input signal is always 0.
  - When `GPIO_FUNC $y$ _IN_SEL` is set to 0x38, input signal is always 1.

### 6.4.4 Simple GPIO Input

GPIO matrix can also be used for simple GPIO input. For this case, the input value of one GPIO pin can be read at any time without routing the GPIO input to any peripherals. `GPIO_IN_REG` holds the input values of each GPIO pin.

To implement simple GPIO input, follow the steps below:

- Set `IO_MUX_GPIO $x$ _FUN_IE` in register `IO_MUX_GPIO $x$ _REG`, to enable pin input.
- Read the GPIO input from `GPIO_IN_REG[x]`.

## 6.5 Peripheral Output via GPIO Matrix

### 6.5.1 Overview

To output a signal from a peripheral via GPIO matrix, the matrix is configured to route peripheral output signals (only signals with a name assigned in the column “Output signal” in Table 6-2) to one of the 31 GPIOs (0 ~ 30).

Note:

- For chip variants without an in-package flash, output signals can be mapped to 30 GPIO pins, i.e., GPIO0 ~ GPIO13, GPIO15 ~ GPIO30.
- For chip variants with an in-package flash, output signals can only be mapped to 22 GPIO pins, i.e., GPIO0 ~ GPIO9, GPIO12 ~ GPIO23.



The output signal is routed from the peripheral into GPIO matrix and then into IO MUX. IO MUX must be configured to set the chosen pin to GPIO function. This enables the GPIO output signal to be connected to the pin.

**Note:**

There is a range of peripheral output signals (97 ~ 100 in Table 6-2) which are not connected to any peripheral, but to the input signals (97 ~ 100) directly.

## 6.5.2 Functional Description

The 93 output signals (signals with a name assigned in the column “Output signal” in Table 6-2) can be set to go through GPIO matrix into IO MUX and then to a pin. Figure 6-1 illustrates the configuration.

To output peripheral signal  $Y$  to a particular GPIO pin  $X^1$ , follow the steps below:

1. Configure registers `GPIO_FUNC $x$ _OUT_SEL_CFG_REG` and `GPIO_ENABLE_REG $[x]$`  corresponding to GPIO pin  $X$  in GPIO matrix. Recommended operation: use corresponding `W1TS` (write 1 to set) and `W1TC` (write 1 to clear) registers to set or clear `GPIO_ENABLE_REG`.
  - Set the `GPIO_FUNC $x$ _OUT_SEL` field in register `GPIO_FUNC $x$ _OUT_SEL_CFG_REG` to the index of the desired peripheral output signal  $Y$ .
  - If the signal should always be enabled as an output, set the `GPIO_FUNC $x$ _OEN_SEL` bit in register `GPIO_FUNC $x$ _OUT_SEL_CFG_REG` and the bit in register `GPIO_ENABLE_W1TS_REG`, corresponding to GPIO pin  $X$ . To have the output enable signal decided by internal logic (for example, the `SPIQ_oe` in column “Output enable signal when `GPIO_FUNC $n$ _OEN_SEL = 0`” in Table 6-2), clear the `GPIO_FUNC $x$ _OEN_SEL` bit instead.
  - Set the corresponding bit in register `GPIO_ENABLE_W1TC_REG` to disable the output from the GPIO pin.
2. For an open drain output, set the `GPIO_PIN $x$ _PAD_DRIVER` bit in register `GPIO_PIN $x$ _REG` corresponding to GPIO pin  $X$ .
3. Configure IO MUX register to enable output via GPIO matrix. Set `IO_MUX_GPIO $x$ _REG` corresponding to GPIO pin  $X$  as follows:
  - Set the field `IO_MUX_GPIO $x$ _MCU_SEL` to desired IO MUX function corresponding to GPIO pin  $X$ . This is Function 1 (GPIO function), numeric value 1, for all pins.
  - Set the `IO_MUX_GPIO $x$ _FUN_DRV` field to the desired value for output strength (0 ~ 3). The higher the drive strength, the more current can be sourced/sunk from the pin.
    - 0: ~5 mA
    - 1: ~10 mA
    - 2: ~20 mA (default)
    - 3: ~40 mA
  - If using open drain mode, set/clear the `IO_MUX_GPIO $x$ _FUN_WPU` and `IO_MUX_GPIO $x$ _FUN_WPD` bits to enable/disable the internal pull-up/pull-down resistors.

**Note:**

1. The output signal from a single peripheral can be sent to multiple pins simultaneously.
2. The output signal can be inverted by setting `GPIO_FUNCx_OUT_INV_SEL`.

### 6.5.3 Simple GPIO Output

GPIO matrix can also be used for simple GPIO output. For this case, one GPIO pin can be configured to directly output the desired value, without routing any peripheral output to this pin. This can be done as below:

- Set GPIO matrix `GPIO_FUNCn_OUT_SEL` with a special peripheral index 128 (0x80);
- Set the corresponding bit in `GPIO_OUT_REG` register to the desired GPIO output value.

**Note:**

- `GPIO_OUT_REG[0] ~ GPIO_OUT_REG[30]` correspond to GPIO0 ~ GPIO30 respectively. `GPIO_OUT_REG[31]` is invalid.
- Recommended operation: use `GPIO_OUT_W1TS/GPIO_OUT_W1TC` to set or clear the register `GPIO_OUT_REG`.

### 6.5.4 Sigma Delta Modulated Output (SDM)

#### 6.5.4.1 Functional Description

Four out of the 93 peripheral output signals (index: 83 ~ 86 in Table 6-2 support 1-bit second-order sigma delta modulation. By default the output is enabled for these four channels. This Sigma Delta modulator can also output PDM (pulse density modulation) signal with configurable duty cycle. The transfer function is:

$$H(z) = X(z)z^{-1} + E(z)(1-z^{-1})^2$$

$E(z)$  is quantization error and  $X(z)$  is the input.

This modulator supports scaling down of IO MUX operating clock by divider 1 ~ 256:

- Set `GPIOSD_FUNCTION_CLK_EN` to enable the modulator clock.
- Configure `GPIOSD_SDn_PRESCALE` ( $n = 0 \sim 3$  for the four channels).

After scaling, the clock cycle is equal to one pulse output cycle from the modulator.

`GPIOSD_SDn_IN` is a signed number with a range of [-128, 127] and is used to control the duty cycle<sup>1</sup> of PDM output signal.

- `GPIOSD_SDn_IN` = -128, the duty cycle of the output signal is 0%.
- `GPIOSD_SDn_IN` = 0, the duty cycle of the output signal is near 50%.
- `GPIOSD_SDn_IN` = 127, the duty cycle of the output signal is near 100%.

The formula for calculating PDM signal duty cycle is shown as below:

$$Duty\_Cycle = \frac{GPIOSD\_SDn\_IN + 128}{256}$$

**Note:**

For PDM signals, duty cycle refers to the percentage of high level cycles to the whole statistical period (several pulse cycles, for example, 256 pulse cycles).

### 6.5.4.2 SDM Configuration

The configuration of SDM is shown below:

- Route one of SDM outputs to a pin via GPIO matrix, see Section 6.5.2.
- Enable the modulator clock by setting `GPIOSD_FUNCTION_CLK_EN`.
- Configure the divider value by setting `GPIOSD_SD $n$ _PRESCALE`.
- Configure the duty cycle of SDM output signal by setting `GPIOSD_SD $n$ _IN`.

## 6.6 Direct Input and Output via IO MUX

### 6.6.1 Overview

Some digital signals (SPI and JTAG) can bypass GPIO matrix for better high-frequency digital performance. In this case, IO MUX is used to connect these pins directly to peripherals.

This option is less flexible than routing signals via GPIO matrix, as the IO MUX register for each GPIO pin can only select from a limited number of functions, but high-frequency digital performance can be improved.

### 6.6.2 Functional Description

Two fields must be configured in order to bypass GPIO matrix for peripheral input signals:

1. `IO_MUX_GPIO $n$ _MCU_SEL` for the GPIO pin must be set to the required pin function. For the list of pin functions, please refer to Section 6.12.
2. Clear `GPIO_SIG $n$ _IN_SEL` to route the input directly to the peripheral.

To bypass GPIO matrix for peripheral output signals, `IO_MUX_GPIO $n$ _MCU_SEL` for the GPIO pin must be set to the required pin function.

**Note:**

Not all signals can be directly connected to peripheral via IO MUX. Some input/output signals can only be connected to peripheral via GPIO matrix.

## 6.7 LP IO MUX for Low Power and Analog Input/Output

### 6.7.1 Overview

ESP32-C6 provides eight GPIO pins with low power (LP) capabilities and analog functions. These pins can be controlled by either IO MUX or LP IO MUX.

If controlled by LP IO MUX, these pins will bypass IO MUX and GPIO matrix for the use by ULP and peripherals in LP system.

When configured as LP GPIOs, the pins can still be controlled by ULP or the peripherals in LP system during chip Deep-sleep, and wake up the chip from Deep-sleep.

### 6.7.2 Low Power Capabilities

The pins with LP functions are controlled by `LP_AON_GPIO_MUX_SEL[n]` ( $n = \text{GPIO0} \sim \text{GPIO7}$ ) bit in register `LP_AON_GPIO_MUX_REG`. By default, all bits in these registers are set to 0, routing all input/output signals via IO MUX.

If `LP_AON_GPIO_MUX_SEL[n]` is set to 1, then input/output signals are controlled by LP IO MUX. In this mode, `LP_IO_GPIO $n$ _REG` is used to control the LP GPIO pins. See 6-4 for the LP functions of each LP GPIO pin. Note that `LP_IO_GPIO $n$ _REG` applies the LP GPIO pin numbering, not the GPIO pin numbering.

### 6.7.3 Analog Functions

When the pin is used for analog purpose, make sure this pin is left floating by configuring `LP_IO_GPIO $n$ _REG`. By such way, the external analog signal is directly connected to internal analog signal via GPIO pin. The configuration is as follows:

- Set `LP_AON_GPIO_MUX_SEL[n]`, to select LP IO MUX to route input and output signals.
- Clear `LP_GPIO_GPIO $n$ _FUN_IE`, `LP_GPIO_GPIO $n$ _FUN_RUE`, and `LP_GPIO_GPIO $n$ _FUN_RDE`, to set the pin floating.
- Configure `LP_GPIO_GPIO $n$ _FUN_SEL` to 0, i.e., select Analog Function 0;
- Write 1 to the corresponding bit in `LP_GPIO_ENABLE_W1TC`, to clear output enable.

See Table 6-5 for analog functions of LP GPIO pins.

## 6.8 Pin Functions in Light-sleep

Pins may provide different functions when ESP32-C6 is in Light-sleep mode. If `IO_MUX_GPIO $n$ _SLP_SEL` in register `IO_MUX_GPIO $n$ _REG` for a GPIO pin is set to 1, a different set of bits will be used to control the pin when the chip is in Light-sleep mode.

**Table 6-1. Bit Used to Control IO MUX Functions in Light-sleep Mode**

IO MUX Function	Normal Execution OR <code>IO_MUX_GPIO<math>n</math>_SLP_SEL = 0</code>	Light-sleep Mode AND <code>IO_MUX_GPIO<math>n</math>_SLP_SEL = 1</code>
Output Drive Strength	<code>IO_MUX_GPIO<math>n</math>_FUN_DRV</code>	<code>IO_MUX_GPIO<math>n</math>_MCU_DRV</code>
Pull-up Resistor	<code>IO_MUX_GPIO<math>n</math>_FUN_WPU</code>	<code>IO_MUX_GPIO<math>n</math>_MCU_WPU</code>
Pull-down Resistor	<code>IO_MUX_GPIO<math>n</math>_FUN_WPD</code>	<code>IO_MUX_GPIO<math>n</math>_MCU_WPD</code>
Input Enable	<code>IO_MUX_GPIO<math>n</math>_FUN_IE</code>	<code>IO_MUX_GPIO<math>n</math>_MCU_IE</code>
Output Enable	<code>OEN_SEL</code> from GPIO matrix *	<code>IO_MUX_GPIO<math>n</math>_MCU_OE</code>

**Note:**

If `IO_MUX_GPIO $n$ _SLP_SEL` is set to 0, pin functions remain the same in both normal execution and in Light-sleep mode. Please refer to Section 6.5.2 for how to enable output in normal execution.

## 6.9 Pin Hold Feature

Each GPIO pin (including the LP pins: GPIO0 ~ GPIO7) has an individual hold function controlled by an LP register. When the pin is set to hold, the state is latched at that moment and will not change no matter how the internal signals change or how the IO MUX/GPIO configuration is modified. Users can use the hold function for the pins to retain the pin state through a core reset and system reset triggered by watchdog time-out or Deep-sleep events.

To use this feature, follow the steps below:

- Digital pins (GPIO8 ~ GPIO30):
  - To maintain pin input/output status in Deep-sleep mode, users can set `LP_AON_GPIO_HOLD0_REG[n]` to 1 before powering down. To disable the hold function after the chip is woken up, users can set `LP_AON_GPIO_HOLD0_REG[n]` to 0.
  - Or users can set `PMU_TIE_HIGH_HP_PAD_HOLD_ALL` to maintain the input/output status of all digital pins, and set `PMU_TIE_LOW_HP_PAD_HOLD_ALL` to disable the hold function of all digital pins.
- LP pins (GPIO0 ~ GPIO7):
  - The input and output values of LP GPIO pins are controlled by `LP_AON_GPIO_HOLD0_REG[n]`, `PMU_TIE_HIGH_LP_PAD_HOLD_ALL`, and `PMU_TIE_LOW_LP_PAD_HOLD_ALL`. Users can set `LP_AON_GPIO_HOLD0_REG[n]` to 1 to hold the value of GPIO $n$ , or set `LP_AON_GPIO_HOLD0_REG[n]` to 0 to disable the hold function of GPIO $n$ .
  - Or users can set `PMU_TIE_HIGH_LP_PAD_HOLD_ALL` to hold the values of all LP pins, and set `PMU_TIE_LOW_LP_PAD_HOLD_ALL` to disable the hold function of all LP pins.

## 6.10 Power Supplies and Management of GPIO Pins

### 6.10.1 Power Supplies of GPIO Pins

For more information on the power supply for GPIO pins, please refer to Pin Definition in [ESP32-C6 Datasheet](#). All the pins can be used to wake up the chip from Light-sleep mode, but only the pins (GPIO0 ~ GPIO7) in VDDPST1 domain can be used to wake up the chip from Deep-sleep mode.

### 6.10.2 Power Supply Management

Each ESP32-C6 pin is connected to one of the two different power domains.

- VDDPST1: the input power supply for LP GPIOs
- VDDPST2: the input power supply for digital GPIOs

## 6.11 Peripheral Signal List

Table 6-2 shows the peripheral input/output signals via GPIO matrix.

Please pay attention to the configuration of the bit `GPIO_FUNC $n$ _OEN_SEL`:

- `GPIO_FUNC $n$ _OEN_SEL` = 1: the output enable is controlled by the corresponding bit  $n$  of `GPIO_ENABLE_REG`:
  - `GPIO_ENABLE_REG` = 0: output is disabled;

- `GPIO_ENABLE_REG = 1`: output is enabled;
- `GPIO_FUNC $n$ _OEN_SEL = 0`: use the output enable signal from peripheral, for example `SPIQ_oe` in the column “Output enable signal when `GPIO_FUNC $n$ _OEN_SEL = 0`” of Table 6-2. Note that the signals such as `SPIQ_oe` can be 1 (1'd1) or 0 (1'd0), depending on the configuration of corresponding peripherals. If it's 1'd1 in column “Output enable signal when `GPIO_FUNC $n$ _OEN_SEL = 0`”, it indicates that once `GPIO_FUNC $n$ _OEN_SEL` is cleared, the output signal is always enabled by default.

**Note:**

Signals are numbered consecutively, but not all signals are valid.

- Only the signals with a name assigned in the column “Input signal” in Table 6-2 are valid input signals.
- Only the signals with a name assigned in the column “Output signal” in Table 6-2 are valid output signals.

Table 6-2. Peripheral Signals via GPIO Matrix

Signal No.	Input Signal	Default value	Direct Input via IO MUX	Output Signal	Output enable signal when <code>GPIO_FUNC<sub>n</sub>_OEN_SEL = 0</code>	Direct Output via IO MUX
0	ext_adc_start	0	no	ledc_ls_sig_out0	1'd1	no
1	-	-	-	ledc_ls_sig_out1	1'd1	no
2	-	-	-	ledc_ls_sig_out2	1'd1	no
3	-	-	-	ledc_ls_sig_out3	1'd1	no
4	-	-	-	ledc_ls_sig_out4	1'd1	no
5	-	-	-	ledc_ls_sig_out5	1'd1	no
6	U0RXD_in	0	yes	U0TXD_out	1'd1	yes
7	U0CTS_in	0	no	U0RTS_out	1'd1	no
8	U0DSR_in	0	no	U0DTR_out	1'd1	no
9	U1RXD_in	1	no	U1TXD_out	1'd1	no
10	U1CTS_in	0	no	U1RTS_out	1'd1	no
11	U1DSR_in	0	no	U1DTR_out	1'd1	no
12	I2S_MCLK_in	0	no	I2S_MCLK_out	1'd1	no
13	I2SO_BCK_in	0	no	I2SO_BCK_out	1'd1	no
14	I2SO_WS_in	0	no	I2SO_WS_out	1'd1	no
15	I2SI_SD_in	0	no	I2SO_SD_out	1'd1	no
16	I2SI_BCK_in	0	no	I2SI_BCK_out	1'd1	no
17	I2SI_WS_in	0	no	I2SI_WS_out	1'd1	no
18	-	-	-	I2SO_SD1_out	1'd1	no
19	usb_jtag_tdo_bridge	0	no	usb_jtag_trst	1'd1	no
20	-	-	-	-	-	-
21	-	-	-	-	-	-
22	-	-	-	-	-	-
23	-	-	-	-	-	-
24	-	-	-	-	-	-

Signal No.	Input Signal	Default value	Direct Input via IO MUX	Output Signal	Output enable signal when GPIO_FUNCn_OEN_SEL = 0	Direct Output via IO MUX
25	-	-	-	-	-	-
26	-	-	-	-	-	-
27	-	-	-	-	-	-
28	cpu_gpio_in0	0	no	cpu_gpio_out0	cpu_gpio_out_oen0	no
29	cpu_gpio_in1	0	no	cpu_gpio_out1	cpu_gpio_out_oen1	no
30	cpu_gpio_in2	0	no	cpu_gpio_out2	cpu_gpio_out_oen2	no
31	cpu_gpio_in3	0	no	cpu_gpio_out3	cpu_gpio_out_oen3	no
32	cpu_gpio_in4	0	no	cpu_gpio_out4	cpu_gpio_out_oen4	no
33	cpu_gpio_in5	0	no	cpu_gpio_out5	cpu_gpio_out_oen5	no
34	cpu_gpio_in6	0	no	cpu_gpio_out6	cpu_gpio_out_oen6	no
35	cpu_gpio_in7	0	no	cpu_gpio_out7	cpu_gpio_out_oen7	no
36	-	-	-	-	-	-
37	-	-	-	-	-	-
38	-	-	-	-	-	-
39	-	-	-	-	-	-
40	-	-	-	-	-	-
41	-	-	-	-	-	-
42	-	-	-	-	-	-
43	-	-	-	-	-	-
44	-	-	-	-	-	-
45	I2CEXT0_SCL_in	1	no	I2CEXT0_SCL_out	I2CEXT0_SCL_oe	no
46	I2CEXT0_SDA_in	1	no	I2CEXT0_SDA_out	I2CEXT0_SDA_oe	no
47	parl_rx_data0	0	no	parl_tx_data0	1'd1	no
48	parl_rx_data1	0	no	parl_tx_data1	1'd1	no
49	parl_rx_data2	0	no	parl_tx_data2	1'd1	no
50	parl_rx_data3	0	no	parl_tx_data3	1'd1	no
51	parl_rx_data4	0	no	parl_tx_data4	1'd1	no



Signal No.	Input Signal	Default value	Direct Input via IO MUX	Output Signal	Output enable signal when GPIO_FUNCn_OEN_SEL = 0	Direct Output via IO MUX
52	parl_rx_data5	0	no	parl_tx_data5	1'd1	no
53	parl_rx_data6	0	no	parl_tx_data6	1'd1	no
54	parl_rx_data7	0	no	parl_tx_data7	1'd1	no
55	parl_rx_data8	0	no	parl_tx_data8	1'd1	no
56	parl_rx_data9	0	no	parl_tx_data9	1'd1	no
57	parl_rx_data10	0	no	parl_tx_data10	1'd1	no
58	parl_rx_data11	0	no	parl_tx_data11	1'd1	no
59	parl_rx_data12	0	no	parl_tx_data12	1'd1	no
60	parl_rx_data13	0	no	parl_tx_data13	1'd1	no
61	parl_rx_data14	0	no	parl_tx_data14	1'd1	no
62	parl_rx_data15	0	no	parl_tx_data15	1'd1	no
63	FSPICLK_in	0	yes	FSPICLK_out_mux	FSPICLK_oe	yes
64	FSPIQ_in	0	yes	FSPIQ_out	FSPIQ_oe	yes
65	FSPID_in	0	yes	FSPID_out	FSPID_oe	yes
66	FSPIHD_in	0	yes	FSPIHD_out	FSPIHD_oe	yes
67	FSPIWP_in	0	yes	FSPIWP_out	FSPIWP_oe	yes
68	FSPICS0_in	0	yes	FSPICS0_out	FSPICS0_oe	yes
69	parl_rx_clk_in	0	no	sdio_tohost_int_out	1'd1	no
70	parl_tx_clk_in	0	no	parl_tx_clk_out	1'd1	no
71	rmt_sig_in0	0	no	rmt_sig_out0	1'd1	no
72	rmt_sig_in1	0	no	rmt_sig_out1	1'd1	no
73	twai0_rx	1	no	twai0_tx	1'd1	no
74	-	-	-	twai0_bus_off_on	1'd1	no
75	-	-	-	twai0_clkout	1'd1	no
76	-	-	-	twai0_standby	1'd1	no
77	twai1_rx	1	no	twai1_tx	1'd1	no
78	-	-	-	twai1_bus_off_on	1'd1	no

Signal No.	Input Signal	Default value	Direct Input via IO MUX	Output Signal	Output enable signal when GPIO_FUNCn_OEN_SEL = 0	Direct Output via IO MUX
79	-	-	-	twai1_clkout	1'd1	no
80	-	-	-	twai1_standby	1'd1	no
81	-	-	-	-	-	-
82	-	-	-	-	-	-
83	-	-	-	gpio_sd0_out	1'd1	no
84	-	-	-	gpio_sd1_out	1'd1	no
85	-	-	-	gpio_sd2_out	1'd1	no
86	-	-	-	gpio_sd3_out	1'd1	no
87	pwm0_sync0_in	0	no	pwm0_out0a	1'd1	no
88	pwm0_sync1_in	0	no	pwm0_out0b	1'd1	no
89	pwm0_sync2_in	0	no	pwm0_out1a	1'd1	no
90	pwm0_f0_in	0	no	pwm0_out1b	1'd1	no
91	pwm0_f1_in	0	no	pwm0_out2a	1'd1	no
92	pwm0_f2_in	0	no	pwm0_out2b	1'd1	no
93	pwm0_cap0_in	0	no	-	-	-
94	pwm0_cap1_in	0	no	-	-	-
95	pwm0_cap2_in	0	no	-	-	-
96	-	-	-	-	-	-
97	sig_in_func_97	0	no	sig_in_func97	1'd1	no
98	sig_in_func_98	0	no	sig_in_func98	1'd1	no
99	sig_in_func_99	0	no	sig_in_func99	1'd1	no
100	sig_in_func_100	0	no	sig_in_func100	1'd1	no
101	pcnt_sig_ch0_in0	0	no	FSPICS1_out	FSPICS1_oe	yes
102	pcnt_sig_ch1_in0	0	no	FSPICS2_out	FSPICS2_oe	yes
103	pcnt_ctrl_ch0_in0	0	no	FSPICS3_out	FSPICS3_oe	yes
104	pcnt_ctrl_ch1_in0	0	no	FSPICS4_out	FSPICS4_oe	yes
105	pcnt_sig_ch0_in1	0	no	FSPICS5_out	FSPICS5_oe	yes

Signal No.	Input Signal	Default value	Direct Input via IO MUX	Output Signal	Output enable signal when GPIO_FUNCn_OEN_SEL = 0	Direct Output via IO MUX
106	pcnt_sig_ch1_in1	0	no	-	-	-
107	pcnt_ctrl_ch0_in1	0	no	-	-	-
108	pcnt_ctrl_ch1_in1	0	no	-	-	-
109	pcnt_sig_ch0_in2	0	no	-	-	-
110	pcnt_sig_ch1_in2	0	no	-	-	-
111	pcnt_ctrl_ch0_in2	0	no	-	-	-
112	pcnt_ctrl_ch1_in2	0	no	-	-	-
113	pcnt_sig_ch0_in3	0	no	-	-	-
114	pcnt_sig_ch1_in3	0	no	SPICLK_out_mux	SPICLK_oe	yes
115	pcnt_ctrl_ch0_in3	0	no	SPICS0_out	SPICS0_oe	yes
116	pcnt_ctrl_ch1_in3	0	no	SPICS1_out	SPICS1_oe	no
117	-	-	-	-	-	-
118	-	-	-	-	-	-
119	-	-	-	-	-	-
120	-	-	-	-	-	-
121	SPIQ_in	0	yes	SPIQ_out	SPIQ_oe	yes
122	SPID_in	0	yes	SPID_out	SPID_oe	yes
123	SPIHD_in	0	yes	SPIHD_out	SPIHD_oe	yes
124	SPIWP_in	0	yes	SPIWP_out	SPIWP_oe	yes
125	-	-	-	CLK_OUT_out1	1'd1	no
126	-	-	-	CLK_OUT_out2	1'd1	no
127	-	-	-	CLK_OUT_out3	1'd1	no

## 6.12 IO MUX Functions List

Table 6-3 shows the IO MUX functions of each GPIO pin.

**Table 6-3. IO MUX Functions List**

GPIO	Pin Name	Function 0	Function 1	Function 2	Function 3	DRV	Reset	Notes
0	XTAL_32K_P	GPIO0	GPIO0	—	—	2	0	R
1	XTAL_32K_N	GPIO1	GPIO1	—	—	2	0	R
2	GPIO2	GPIO2	GPIO2	FSPIQ	—	2	1	R
3	GPIO3	GPIO3	GPIO3	—	—	2	1	R
4	MTMS	MTMS	GPIO4	FSPIHD	—	2	1	R
5	MTDI	MTDI	GPIO5	FSPiWP	—	2	1	R
6	MTCK	MTCK	GPIO6	FSPiCLK	—	2	1*	R
7	MTDO	MTDO	GPIO7	FSPiD	—	2	1	R
8	GPIO8	GPIO8	GPIO8	—	—	2	1	—
9	GPIO9	GPIO9	GPIO9	—	—	2	3	—
10	GPIO10	GPIO10	GPIO10	—	—	2	1	S1
11	GPIO11	GPIO11	GPIO11	—	—	2	1	S1
12	GPIO12	GPIO12	GPIO12	—	—	3	1	USB
13	GPIO13	GPIO13	GPIO13	—	—	3	3	USB
14	GPIO14	GPIO14	GPIO14	—	—	2	1	S0
15	GPIO15	GPIO15	GPIO15	—	—	2	1	—
16	U0TXD	U0TXD	GPIO16	FSPiCS0	—	2	4	—
17	U0RXD	U0RXD	GPIO17	FSPiCS1	—	2	3	—
18	SDIO_CMD	SDIO_CMD	GPIO18	FSPiCS2	—	2	3	—
19	SDIO_CLK	SDIO_CLK	GPIO19	FSPiCS3	—	2	3	—
20	SDIO_DATA0	SDIO_DATA0	GPIO20	FSPiCS4	—	2	3	—
21	SDIO_DATA1	SDIO_DATA1	GPIO21	FSPiCS5	—	2	3	—
22	SDIO_DATA2	SDIO_DATA2	GPIO22	—	—	2	3	—
23	SDIO_DATA3	SDIO_DATA3	GPIO23	—	—	2	3	—
24	SPiCS0	SPiCS0	GPIO24	—	—	2	3	S1, S2
25	SPiQ	SPiQ	GPIO25	—	—	2	3	S1, S2
26	SPiWP	SPiWP	GPIO26	—	—	2	3	S1, S2
27	VDD_SPI	GPIO27	GPIO27	—	—	2	0	S1, S2
28	SPiHD	SPiHD	GPIO28	—	—	2	3	S1, S2
29	SPiCLK	SPiCLK	GPIO29	—	—	2	3	S1, S2
30	SPiD	SPiD	GPIO30	—	—	2	3	S1, S2

### Drive Strength

“DRV” column shows the drive strength of each pin after reset:

- **0** - Drive current = ~5 mA
- **1** - Drive current = ~10 mA
- **2** - Drive current = ~20 mA

- **3** - Drive current = ~40 mA

### Reset Configurations

“Reset” column shows the default configuration of each pin after reset:

- **0** - IE = 0 (input disabled)
- **1** - IE = 1 (input enabled)
- **2** - IE = 1, WPD = 1 (input enabled, pull-down resistor enabled)
- **3** - IE = 1, WPU = 1 (input enabled, pull-up resistor enabled)
- **4** - OE = 1, WPU = 1 (output enabled, pull-up resistor enabled)
- **1\*** - If `EFUSE_DIS_PAD_JTAG = 1`, the pin MTCK is left floating after reset, i.e., IE = 1. If `EFUSE_DIS_PAD_JTAG = 0`, the pin MTCK is connected to internal pull-up resistor, i.e., IE = 1, WPU = 1.

### Note:

- **R** - Pins in VDDPST1 domain, and part of them have analog functions, see Table 6-5.
- **USB** - GPIO12 and GPIO13 are USB pins. The pull-up value of the two pins are controlled by the pins' pull-up value together with USB pull-up value. If any one of the pull-up value is 1, the pin's pull-up resistor will be enabled. The pull-up resistors of USB pins are controlled by `USB_SERIAL_JTAG_DP_PULLUP`.
- **S0** - For chip variants without an in-package flash, this pin can not be used.
- **S1** - For chip variants with an in-package flash, this pin can not be used.
- **S2** - For chip variants with an in-package flash, this pin can only be used to connect the in-package flash, i.e., only Function 0 is available. For chip variants without an in-package flash, this pin can be used as a normal pin, i.e., all the functions are available.

## 6.13 LP IO MUX Functions List

Table 6-4 shows the LP GPIO pins and how they correspond to GPIO pins and LP functions.

Table 6-4. LP IO MUX Functions List

LP GPIO No.	GPIO No.	GPIO Pin	LP Functions	
			0	1
0	0	XTAL_32K_P	LP_GPIO0	lp_uart_dtrn <sup>1</sup>
1	1	XTAL_32K_N	LP_GPIO1	lp_uart_dsrn <sup>1</sup>
2	2	GPIO2	LP_GPIO2	lp_uart_rtsn <sup>1</sup>
3	3	GPIO3	LP_GPIO3	lp_uart_ctsn <sup>1</sup>
4	4	MTMS	LP_GPIO4	lp_uart_rxd <sup>1</sup>
5	5	MTDI	LP_GPIO5	lp_uart_txd <sup>1</sup>
6	6	MTCK	LP_GPIO6	lp_i2c_sda <sup>2</sup>
7	7	MTDO	LP_GPIO7	lp_i2c_scl <sup>2</sup>

<sup>1</sup> For the configuration of lp\_uart\_xx, please refer to Section: *LP UART Controller* in Chapter 1 *Low-Power CPU [to be added later]*.

<sup>2</sup> For the configuration of sar\_i2c\_xx, please refer to Section: *LP I2C Controller* in Chapter 1 *Low-Power CPU [to be added later]*.

Table 6-5 shows the LP GPIO pins and how they correspond to GPIO pins and analog functions.

**Table 6-5. Analog Functions of IO MUX Pins**

LP GPIO No. <sup>1</sup>	GPIO No. <sup>1</sup>	Pin Name	Analog Function 0	Analog Function 1
0	0	XTAL_32K_P	XTAL_32K_P	ADC1_CH0
1	1	XTAL_32K_N	XTAL_32K_N	ADC1_CH1
2	2	GPIO2	-	ADC1_CH2
3	3	GPIO3	-	ADC1_CH3
4	4	MTMS	-	ADC1_CH4
5	5	MTDI	-	ADC1_CH5
6	6	MTCK	-	ADC1_CH6
-	12	GPIO12 <sup>2</sup>	USB_D-	-
-	13	GPIO13 <sup>2</sup>	USB_D+	-

<sup>1</sup> In this table, LP GPIO No. and GPIO No. are used, not the pin No.

<sup>2</sup> GPIO12 and GPIO13 are not LP GPIO.

## 6.14 ETM Event and Task

For the detailed description of ETM features, please refer to Chapter 10 *Event Task Matrix (ETM)*.

### 6.14.1 ETM Event

The GPIO ETM feature supports eight event channels. To enable this feature, follow the steps below:

- Set `GPIOSD_ETM_CHx_EVENT_EN` to enable event channel  $x$  (0 ~ 7).
- Configure `GPIOSD_ETM_CHx_EVENT_SEL` to  $y$  (0 ~ 30), i.e., select one from the 31 GPIOs.

Event channel  $x$  has the following signals:

- `GPIO_EVT_CHx_RISE_EDGE`: the rising edge of the output signal from the GPIO Filter (see Figure 6-1).
- `GPIO_EVT_CHx_FALL_EDGE`: the falling edge of the output signal from the GPIO Filter (see Figure 6-1).
- `GPIO_EVT_CHx_ANY_EDGE`: any edge of the output signal from the GPIO Filter (see Figure 6-1).

The above signals are sent to SOC\_ETM as events.

**Note:**

One GPIO can be selected by one or more event channels.

### 6.14.2 ETM Task

The GPIO ETM provides eight task channels  $x$  (0 ~ 7). Each channel has the following signals:

- `GPIO_TASK_CHx_SET`: controls the GPIO to high level;
- `GPIO_TASK_CHx_CLEAR`: controls the GPIO to low level;
- `GPIO_TASK_CHx_TOGGLE`: inverts the GPIO's level.

Below is an example to configure task channel  $x$  to control GPIO $y$ :

- Configure `IO_MUX_GPIOy MCU_SEL` to 1, to select Function 1 listed in Table 6-3;
- Configure `GPIO_ENABLE_REGy` to 1;
- Configure `GPIOSD_ETM_TASK_GPIOy_SEL` to `x`;
- Set `GPIOSD_ETM_TASK_GPIOy_EN`, to enable ETM task channel `x` to control `GPIOy`.

**Note:**

- One task channel can be selected by one or more GPIOs.
- When two or three of the signals `GPIO_TASK_CHx_SET`, `GPIO_TASK_CHx_CLEAR`, and `GPIO_TASK_CHx_TOGGLE` of the task channel `x` selected by `GPIOy` are valid at the same time, then `GPIO_TASK_CHx_SET` has the highest priority, `GPIO_TASK_CHx_CLEAR` takes the second higher priority, and `GPIO_TASK_CHx_TOGGLE` has the lowest priority.
- When `GPIOy` is controlled by ETM task channel, the values of `GPIO_OUT_REG`, `GPIO_FUNCn_OUT_INV_SEL`, and `GPIO_FUNCn_OUT_SEL` may be modified by the hardware. For such reason, it's recommended to reconfigure these registers when the GPIO is free from the control of ETM task channel.

## 6.15 Register Summary

### 6.15.1 GPIO Matrix Register Summary

The addresses in this section are relative to GPIO base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section *Access Types for Registers*.

**Note:** For chip variants with an in-package flash, 22 GPIO pins are available, i.e., GPIO0 ~ GPIO9 and GPIO12 ~ GPIO23. For this case:

- **Configuration Registers:** can only be configured for GPIO0 ~ GPIO9 and GPIO12 ~ GPIO23.
- **Pin Configuration Registers:** only `GPIO_PIN0_REG` ~ `GPIO_PIN9_REG` and `GPIO_PIN12_REG` ~ `GPIO_PIN23_REG` are available.
- **Input Configuration Registers:** can only be configured for GPIO0 ~ GPIO9 and GPIO12 ~ GPIO23.
- **Output Configuration Registers:** only `GPIO_FUNC0_OUT_SEL_CFG_REG` ~ `GPIO_FUNC9_OUT_SEL_CFG_REG` and `GPIO_PIN12_OUT_SEL_CFG_REG` ~ `GPIO_PIN23_OUT_SEL_CFG_REG` are available.

Name	Description	Address	Access
<b>Configuration Registers</b>			
<code>GPIO_OUT_REG</code>	GPIO output register	0x0004	R/W/SC/WTC
<code>GPIO_OUT_W1TS_REG</code>	GPIO output set register	0x0008	WT
<code>GPIO_OUT_W1TC_REG</code>	GPIO output clear register	0x000C	WT
<code>GPIO_ENABLE_REG</code>	GPIO output enable register	0x0020	R/W/WTC
<code>GPIO_ENABLE_W1TS_REG</code>	GPIO output enable set register	0x0024	WT
<code>GPIO_ENABLE_W1TC_REG</code>	GPIO output enable clear register	0x0028	WT
<code>GPIO_STRAP_REG</code>	Strapping pin register	0x0038	RO
<code>GPIO_IN_REG</code>	GPIO input register	0x003C	RO

Name	Description	Address	Access
<b>Interrupt Status Registers</b>			
<a href="#">GPIO_STATUS_REG</a>	GPIO interrupt status register	0x0044	R/W/WTC
<a href="#">GPIO_STATUS_W1TS_REG</a>	GPIO interrupt status set register	0x0048	WT
<a href="#">GPIO_STATUS_W1TC_REG</a>	GPIO interrupt status clear register	0x004C	WT
<a href="#">GPIO_PCPU_INT_REG</a>	GPIO CPU interrupt status register	0x005C	RO
<a href="#">GPIO_PCPU_NMI_INT_REG</a>	GPIO CPU non-maskable interrupt status register	0x0060	RO
<a href="#">GPIO_STATUS_NEXT_REG</a>	GPIO interrupt source register	0x014C	RO
<b>Pin Configuration Registers</b>			
<a href="#">GPIO_PIN0_REG</a>	GPIO0 configuration register	0x0074	R/W
<a href="#">GPIO_PIN1_REG</a>	GPIO1 configuration register	0x0078	R/W
<a href="#">GPIO_PIN2_REG</a>	GPIO2 configuration register	0x007C	R/W
...	...	...	...
<a href="#">GPIO_PIN28_REG</a>	GPIO28 configuration register	0x00E4	R/W
<a href="#">GPIO_PIN29_REG</a>	GPIO29 configuration register	0x00E8	R/W
<a href="#">GPIO_PIN30_REG</a>	GPIO30 configuration register	0x00EC	R/W
<b>Input Configuration Registers</b>			
<a href="#">GPIO_FUNC0_IN_SEL_CFG_REG</a>	Configuration register for input signal 0	0x0154	R/W
<a href="#">GPIO_FUNC1_IN_SEL_CFG_REG</a>	Configuration register for input signal 1	0x0158	R/W
<a href="#">GPIO_FUNC2_IN_SEL_CFG_REG</a>	Configuration register for input signal 2	0x015C	R/W
...	...	...	...
<a href="#">GPIO_FUNC125_IN_SEL_CFG_REG</a>	Configuration register for input signal 125	0x0348	R/W
<a href="#">GPIO_FUNC126_IN_SEL_CFG_REG</a>	Configuration register for input signal 126	0x034C	R/W
<a href="#">GPIO_FUNC127_IN_SEL_CFG_REG</a>	Configuration register for input signal 127	0x0350	R/W
<b>Output Configuration Registers</b>			
<a href="#">GPIO_FUNC0_OUT_SEL_CFG_REG</a>	Configuration register for GPIO0 output	0x0554	varies
<a href="#">GPIO_FUNC1_OUT_SEL_CFG_REG</a>	Configuration register for GPIO1 output	0x0558	varies
<a href="#">GPIO_FUNC2_OUT_SEL_CFG_REG</a>	Configuration register for GPIO2 output	0x055C	varies
...	...	...	...
<a href="#">GPIO_FUNC28_OUT_SEL_CFG_REG</a>	Configuration register for GPIO28 output	0x05C4	varies
<a href="#">GPIO_FUNC29_OUT_SEL_CFG_REG</a>	Configuration register for GPIO29 output	0x05C8	varies
<a href="#">GPIO_FUNC30_OUT_SEL_CFG_REG</a>	Configuration register for GPIO30 output	0x05CC	varies
<b>Version Register</b>			
<a href="#">GPIO_DATE_REG</a>	GPIO version register	0x06FC	R/W
<b>Clock Gate Register</b>			
<a href="#">GPIO_CLOCK_GATE_REG</a>	GPIO clock gate register	0x062C	R/W

### 6.15.2 IO MUX Register Summary

The addresses in this section are relative to the IO MUX base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Note:** For chip variants with an in-package flash, only 22 GPIO pins are available, i.e., GPIO0 ~ GPIO9 and GPIO12 ~ GPIO23. For this case, **Configuration Registers** of [IO\\_MUX\\_GPIO10\\_REG](#) ~ [IO\\_MUX\\_GPIO11\\_REG](#) and [IO\\_MUX\\_GPIO24\\_REG](#) ~ [IO\\_MUX\\_GPIO30\\_REG](#) are not configurable.



The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Configuration Registers</b>			
<a href="#">IO_MUX_PIN_CTRL_REG</a>	Clock output configuration register	0x0000	R/W
<a href="#">IO_MUX_GPIO0_REG</a>	IO MUX configuration register for GPIO0	0x0004	R/W
<a href="#">IO_MUX_GPIO1_REG</a>	IO MUX configuration register for GPIO1	0x0008	R/W
<a href="#">IO_MUX_GPIO2_REG</a>	IO MUX configuration register for GPIO2	0x000C	R/W
<a href="#">IO_MUX_GPIO3_REG</a>	IO MUX configuration register for GPIO3	0x0010	R/W
<a href="#">IO_MUX_GPIO4_REG</a>	IO MUX configuration register for GPIO4	0x0014	R/W
<a href="#">IO_MUX_GPIO5_REG</a>	IO MUX configuration register for GPIO5	0x0018	R/W
<a href="#">IO_MUX_GPIO6_REG</a>	IO MUX configuration register for GPIO6	0x001C	R/W
<a href="#">IO_MUX_GPIO7_REG</a>	IO MUX configuration register for GPIO7	0x0020	R/W
<a href="#">IO_MUX_GPIO8_REG</a>	IO MUX configuration register for GPIO8	0x0024	R/W
<a href="#">IO_MUX_GPIO9_REG</a>	IO MUX configuration register for GPIO9	0x0028	R/W
<a href="#">IO_MUX_GPIO10_REG</a>	IO MUX configuration register for GPIO10	0x002C	R/W
<a href="#">IO_MUX_GPIO11_REG</a>	IO MUX configuration register for GPIO11	0x0030	R/W
<a href="#">IO_MUX_GPIO12_REG</a>	IO MUX configuration register for GPIO12	0x0034	R/W
<a href="#">IO_MUX_GPIO13_REG</a>	IO MUX configuration register for GPIO13	0x0038	R/W
<a href="#">IO_MUX_GPIO14_REG</a>	IO MUX configuration register for GPIO14	0x003C	R/W
<a href="#">IO_MUX_GPIO15_REG</a>	IO MUX configuration register for GPIO15	0x0040	R/W
<a href="#">IO_MUX_GPIO16_REG</a>	IO MUX configuration register for GPIO16	0x0044	R/W
<a href="#">IO_MUX_GPIO17_REG</a>	IO MUX configuration register for GPIO17	0x0048	R/W
<a href="#">IO_MUX_GPIO18_REG</a>	IO MUX configuration register for GPIO18	0x004C	R/W
<a href="#">IO_MUX_GPIO19_REG</a>	IO MUX configuration register for GPIO19	0x0050	R/W
<a href="#">IO_MUX_GPIO20_REG</a>	IO MUX configuration register for GPIO20	0x0054	R/W
<a href="#">IO_MUX_GPIO21_REG</a>	IO MUX configuration register for GPIO21	0x0058	R/W
<a href="#">IO_MUX_GPIO22_REG</a>	IO MUX configuration register for GPIO22	0x005C	R/W
<a href="#">IO_MUX_GPIO23_REG</a>	IO MUX configuration register for GPIO23	0x0060	R/W
<a href="#">IO_MUX_GPIO24_REG</a>	IO MUX configuration register for GPIO24	0x0064	R/W
<a href="#">IO_MUX_GPIO25_REG</a>	IO MUX configuration register for GPIO25	0x0068	R/W
<a href="#">IO_MUX_GPIO26_REG</a>	IO MUX configuration register for GPIO26	0x006C	R/W
<a href="#">IO_MUX_GPIO27_REG</a>	IO MUX configuration register for GPIO27	0x0070	R/W
<a href="#">IO_MUX_GPIO28_REG</a>	IO MUX configuration register for GPIO28	0x0074	R/W
<a href="#">IO_MUX_GPIO29_REG</a>	IO MUX configuration register for GPIO29	0x0078	R/W
<a href="#">IO_MUX_GPIO30_REG</a>	IO MUX configuration register for GPIO30	0x007C	R/W
<b>Version Register</b>			
<a href="#">IO_MUX_DATE_REG</a>	Version control register	0x00FC	R/W

### 6.15.3 Sub Design Register Summary

Sub Design (SD) registers consist of SDM registers, Glitch Filter registers, and ETM registers.

The addresses in this section are relative to (GPIO base address + 0x0F00). GPIO base address is provided in Table 4-2 in Chapter 4 [System and Memory](#).

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>SDM Configure Registers</b>			
<a href="#">GPIOSD_SIGMADELTA0_REG</a>	Duty cycle configuration register for SDM channel 0	0x0000	R/W
<a href="#">GPIOSD_SIGMADELTA1_REG</a>	Duty cycle configuration register for SDM channel 1	0x0004	R/W
<a href="#">GPIOSD_SIGMADELTA2_REG</a>	Duty cycle configuration register for SDM channel 2	0x0008	R/W
<a href="#">GPIOSD_SIGMADELTA3_REG</a>	Duty cycle configuration register for SDM channel 3	0x000C	R/W
<a href="#">GPIOSD_SIGMADELTA_MISC_REG</a>	MISC register	0x0024	R/W
<b>Glitch Filter Configuration Registers</b>			
<a href="#">GPIOSD_GLITCH_FILTER_CH0_REG</a>	Glitch Filter configuration register for channel 0	0x0030	R/W
<a href="#">GPIOSD_GLITCH_FILTER_CH1_REG</a>	Glitch Filter configuration register for channel 1	0x0034	R/W
<a href="#">GPIOSD_GLITCH_FILTER_CH2_REG</a>	Glitch Filter configuration register for channel 2	0x0038	R/W
<a href="#">GPIOSD_GLITCH_FILTER_CH3_REG</a>	Glitch Filter configuration register for channel 3	0x003C	R/W
<a href="#">GPIOSD_GLITCH_FILTER_CH4_REG</a>	Glitch Filter configuration register for channel 4	0x0040	R/W
<a href="#">GPIOSD_GLITCH_FILTER_CH5_REG</a>	Glitch Filter configuration register for channel 5	0x0044	R/W
<a href="#">GPIOSD_GLITCH_FILTER_CH6_REG</a>	Glitch Filter configuration register for channel 6	0x0048	R/W
<a href="#">GPIOSD_GLITCH_FILTER_CH7_REG</a>	Glitch Filter configuration register for channel 7	0x004C	R/W
<b>ETM Configuration Registers</b>			
<a href="#">GPIOSD_ETM_EVENT_CH0_CFG_REG</a>	ETM configuration register for channel 0	0x0060	R/W
<a href="#">GPIOSD_ETM_EVENT_CH1_CFG_REG</a>	ETM configuration register for channel 1	0x0064	R/W
<a href="#">GPIOSD_ETM_EVENT_CH2_CFG_REG</a>	ETM configuration register for channel 2	0x0068	R/W
<a href="#">GPIOSD_ETM_EVENT_CH3_CFG_REG</a>	ETM configuration register for channel 3	0x006C	R/W
<a href="#">GPIOSD_ETM_EVENT_CH4_CFG_REG</a>	ETM configuration register for channel 4	0x0070	R/W
<a href="#">GPIOSD_ETM_EVENT_CH5_CFG_REG</a>	ETM configuration register for channel 5	0x0074	R/W
<a href="#">GPIOSD_ETM_EVENT_CH6_CFG_REG</a>	ETM configuration register for channel 6	0x0078	R/W
<a href="#">GPIOSD_ETM_EVENT_CH7_CFG_REG</a>	ETM configuration register for channel 7	0x007C	R/W
<a href="#">GPIOSD_ETM_TASK_P0_CFG_REG</a>	GPIO selection register 0 for ETM	0x00A0	R/W
<a href="#">GPIOSD_ETM_TASK_P1_CFG_REG</a>	GPIO selection register 1 for ETM	0x00A4	R/W
<a href="#">GPIOSD_ETM_TASK_P2_CFG_REG</a>	GPIO selection register 2 for ETM	0x00A8	R/W
<a href="#">GPIOSD_ETM_TASK_P3_CFG_REG</a>	GPIO selection register 3 for ETM	0x00AC	R/W
<a href="#">GPIOSD_ETM_TASK_P4_CFG_REG</a>	GPIO selection register 4 for ETM	0x00B0	R/W
<a href="#">GPIOSD_ETM_TASK_P5_CFG_REG</a>	GPIO selection register 5 for ETM	0x00B4	R/W
<a href="#">GPIOSD_ETM_TASK_P6_CFG_REG</a>	GPIO selection register 6 for ETM	0x00B8	R/W
<a href="#">GPIOSD_ETM_TASK_P7_CFG_REG</a>	GPIO selection register 7 for ETM	0x00BC	R/W
<b>Version Register</b>			
<a href="#">GPIOSD_VERSION_REG</a>	Version control register	0x00FC	R/W

#### 6.15.4 LP IO MUX Register Summary

The addresses in this section are relative to LP\_IO base address provided in Table 4-2 in Chapter 4 *System and Memory*.


The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>GPIO Configuration/Data Registers</b>			
<a href="#">LP_IO_OUT_REG</a>	LP GPIO output register	0x0000	R/W
<a href="#">LP_IO_OUT_W1TS_REG</a>	LP GPIO output set register	0x0004	WT
<a href="#">LP_IO_OUT_W1TC_REG</a>	LP GPIO output clear register	0x0008	WT
<a href="#">LP_IO_ENABLE_REG</a>	LP GPIO output enable register	0x000C	R/W
<a href="#">LP_IO_ENABLE_W1TS_REG</a>	LP GPIO output enable set register	0x0010	WT
<a href="#">LP_IO_ENABLE_W1TC_REG</a>	LP GPIO output enable clear register	0x0014	WT
<a href="#">LP_IO_STATUS_REG</a>	LP GPIO interrupt status register	0x0018	R/W
<a href="#">LP_IO_STATUS_W1TS_REG</a>	LP GPIO interrupt status set register	0x001C	WT
<a href="#">LP_IO_STATUS_W1TC_REG</a>	LP GPIO interrupt status clear register	0x0020	WT
<a href="#">LP_IO_IN_REG</a>	LP GPIO input register	0x0024	RO
<a href="#">LP_IO_PIN0_REG</a>	LP GPIO0 configuration register	0x0028	R/W
<a href="#">LP_IO_PIN1_REG</a>	LP GPIO1 configuration register	0x002C	R/W
<a href="#">LP_IO_PIN2_REG</a>	LP GPIO2 configuration register	0x0030	R/W
<a href="#">LP_IO_PIN3_REG</a>	LP GPIO3 configuration register	0x0034	R/W
<a href="#">LP_IO_PIN4_REG</a>	LP GPIO4 configuration register	0x0038	R/W
<a href="#">LP_IO_PIN5_REG</a>	LP GPIO5 configuration register	0x003C	R/W
<a href="#">LP_IO_PIN6_REG</a>	LP GPIO6 configuration register	0x0040	R/W
<a href="#">LP_IO_PIN7_REG</a>	LP GPIO7 configuration register	0x0044	R/W
<b>GPIO LP Function Configuration Registers</b>			
<a href="#">LP_IO_GPIO0_REG</a>	LP IO MUX configuration register for GPIO0	0x0048	R/W
<a href="#">LP_IO_GPIO1_REG</a>	LP IO MUX configuration register for GPIO1	0x004C	R/W
<a href="#">LP_IO_GPIO2_REG</a>	LP IO MUX configuration register for GPIO2	0x0050	R/W
<a href="#">LP_IO_GPIO3_REG</a>	LP IO MUX configuration register for GPIO3	0x0054	R/W
<a href="#">LP_IO_GPIO4_REG</a>	LP IO MUX configuration register for GPIO4	0x0058	R/W
<a href="#">LP_IO_GPIO5_REG</a>	LP IO MUX configuration register for GPIO5	0x005C	R/W
<a href="#">LP_IO_GPIO6_REG</a>	LP IO MUX configuration register for GPIO6	0x0060	R/W
<a href="#">LP_IO_GPIO7_REG</a>	LP IO MUX configuration register for GPIO7	0x0064	R/W
<a href="#">LP_IO_STATUS_INT_REG</a>	LP GPIO interrupt source register	0x0068	RO
<b>Version Register</b>			
<a href="#">LP_IO_DATE_REG</a>	Version control register	0x03FC	R/W

## 6.16 Registers

### 6.16.1 GPIO Matrix Registers

The addresses in this section are relative to GPIO base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 6.1. GPIO\_OUT\_REG (0x0004)**


**GPIO\_OUT\_DATA\_ORIG** Configures the output value of GPIO0 ~ 30 output in simple GPIO output mode.

0: Low level

1: High level

The value of bit0 ~ bit30 correspond to the output value of GPIO0 ~ GPIO30 respectively. Bit31 is invalid.

(R/W/SC/WTC)

**Register 6.2. GPIO\_OUT\_W1TS\_REG (0x0008)**


**GPIO\_OUT\_W1TS** Configures whether or not to set the output register [GPIO\\_OUT\\_REG](#) of GPIO0 ~ GPIO30.

0: Not set

1: The corresponding bit in [GPIO\\_OUT\\_REG](#) will be set to 1

Bit0 ~ bit30 are corresponding to GPIO0 ~ GPIO30. Bit31 is invalid. Recommended operation: use this register to set [GPIO\\_OUT\\_REG](#).

(WT)

**Register 6.3. GPIO\_OUT\_W1TC\_REG (0x000C)**


**GPIO\_OUT\_W1TC** Configures whether or not to clear the output register [GPIO\\_OUT\\_REG](#) of GPIO0 ~ GPIO30 output.

0: Not clear

1: The corresponding bit in [GPIO\\_OUT\\_REG](#) will be cleared.

Bit0 ~ bit30 are corresponding to GPIO0 ~ GPIO30. Bit31 is invalid. Recommended operation: use this register to clear [GPIO\\_OUT\\_REG](#).

(WT)

**Register 6.4. GPIO\_ENABLE\_REG (0x0020)**


**GPIO\_ENABLE\_DATA** Configures whether or not to enable the output of GPIO0 ~ GPIO30.

0: Not enable

1: Enable

Bit0 ~ bit30 are corresponding to GPIO0 ~ GPIO30. Bit31 is invalid.

(R/W/WTC)

**Register 6.5. GPIO\_ENABLE\_W1TS\_REG (0x0024)**


**GPIO\_ENABLE\_W1TS** Configures whether or not to set the output enable register [GPIO\\_ENABLE\\_REG](#) of GPIO0 ~ GPIO30.

0: Not set

1: The corresponding bit in [GPIO\\_ENABLE\\_REG](#) will be set to 1

Bit0 ~ bit30 are corresponding to GPIO0 ~ GPIO30. Bit31 is invalid. Recommended operation: use this register to set [GPIO\\_ENABLE\\_REG](#).

(WT)

**Register 6.6. GPIO\_ENABLE\_W1TC\_REG (0x0028)**


**GPIO\_ENABLE\_W1TC** Configures whether or not to clear the output enable register [GPIO\\_ENABLE\\_REG](#) of GPIO0 ~ GPIO30.

0: Not clear

1: The corresponding bit in [GPIO\\_ENABLE\\_REG](#) will be cleared

Bit0 ~ bit30 are corresponding to GPIO0 ~ 30. Bit31 is invalid. Recommended operation: use this register to clear [GPIO\\_ENABLE\\_REG](#).

(WT)

**Register 6.7. GPIO\_STRAP\_REG (0x0038)**

**GPIO\_STRAPPING** Represents the values of GPIO strapping pins.

- bit0 ~ bit1: invalid
- bit2: GPIO8
- bit3: GPIO9
- bit4: GPIO15
- bit5: MTMS
- bit6: MTDI
- bit7 ~ bit15: invalid

(RO)

**Register 6.8. GPIO\_IN\_REG (0x003C)**

**GPIO\_IN\_DATA\_NEXT** Represents the input value of GPIO0 ~ GPIO30. Each bit represents a pin


input value:

0: Low level

1: High level

Bit0 ~ bit30 are corresponding to GPIO0 ~ GPIO30. Bit31 is invalid.


(RO)

**Register 6.9. GPIO\_STATUS\_REG (0x0044)**

**GPIO\_STATUS\_INTERRUPT** The interrupt status of GPIO0 ~ GPIO30, can be configured by the software.

- Bit0 ~ bit30 are corresponding to GPIO0 ~ GPIO30. Bit31 is invalid.
- Each bit represents the status of its corresponding GPIO:
  - 0: Represents the GPIO does not generate the interrupt configured by [GPIO\\_PIN \$n\$ \\_INT\\_TYPE](#), or this bit is configured to 0 by the software.
  - 1: Represents the GPIO generates the interrupt configured by [GPIO\\_PIN \$n\$ \\_INT\\_TYPE](#), or this bit is configured to 1 by the software.

(R/W/WTC)


**Register 6.10. GPIO\_STATUS\_W1TS\_REG (0x0048)**

**GPIO\_STATUS\_W1TS** Configures whether or not to set the interrupt status register [GPIO\\_STATUS\\_INTERRUPT](#) of GPIO0 ~ GPIO30.

- Bit0 ~ bit30 are corresponding to GPIO0 ~ GPIO30. Bit31 is invalid.
- If the value 1 is written to a bit here, the corresponding bit in [GPIO\\_STATUS\\_INTERRUPT](#) will be set to 1.
- Recommended operation: use this register to set [GPIO\\_STATUS\\_INTERRUPT](#).

(WT)




**Register 6.11. GPIO\_STATUS\_W1TC\_REG (0x004C)**

**GPIO\_STATUS\_W1TC** Configures whether or not to clear the interrupt status register [GPIO\\_STATUS\\_INTERRUPT](#) of GPIO0 ~ GPIO30.

- Bit0 ~ bit30 are corresponding to GPIO0 ~ GPIO30. Bit31 is invalid.
- If the value 1 is written to a bit here, the corresponding bit in [GPIO\\_STATUS\\_INTERRUPT](#) will be cleared.
- Recommended operation: use this register to clear [GPIO\\_STATUS\\_INTERRUPT](#).

(WT)


**Register 6.12. GPIO\_PROCPU\_INT\_REG (0x005C)**

**GPIO\_PROCPU\_INT** Represents the CPU interrupt status of GPIO0 ~ GPIO30. Each bit represents:  
 0: Represents CPU interrupt is not enabled, or the GPIO does not generate the interrupt configured by [GPIO\\_PIN \$n\$ \\_INT\\_TYPE](#).

1: Represents the GPIO generates an interrupt configured by [GPIO\\_PIN \$n\$ \\_INT\\_TYPE](#) after the CPU interrupt is enabled.

Bit0 ~ bit30 are corresponding to GPIO0 ~ GPIO30. Bit31 is invalid. This interrupt status is corresponding to the bit in [GPIO\\_STATUS\\_REG](#) when assert (high) enable signal (bit13 of [GPIO\\_PIN \$n\$ \\_REG](#)).

(RO)

**Register 6.13. GPIO\_PCPU\_NMI\_INT\_REG (0x0060)**

**GPIO\_PROCPU\_NMI\_INT** Represents the CPU non-maskable interrupt status of GPIO0 ~ GPIO30.

Each bit represents:

0: Represents CPU non-maskable interrupt is disabled, or the GPIO does not generate the interrupt configured by [GPIO\\_PIN<sub>n</sub>\\_INT\\_TYPE](#).

1: Represents the GPIO generates an interrupt configured by [GPIO\\_PIN<sub>n</sub>\\_INT\\_TYPE](#) after CPU non-maskable interrupt is enabled.

Bit0 ~ bit30 are corresponding to GPIO0 ~ GPIO30.

This interrupt status is corresponding to the bit in [GPIO\\_STATUS\\_REG](#) when assert (high) enable signal (bit 14 of [GPIO\\_PIN<sub>n</sub>\\_REG](#)).

(RO)

**Register 6.14. GPIO\_PIN $n$ \_REG ( $n$ : 0-30) (0x0074+4\* $n$ )**

(reserved)										GPIO_PIN $n$ _INT_ENA			(reserved)	GPIO_PIN $n$ _WAKEUP_ENABLE		GPIO_PIN $n$ _INT_TYPE			(reserved)	GPIO_PIN $n$ _SYNC1_BYPASS		GPIO_PIN $n$ _PAD_DRIVER		GPIO_PIN $n$ _SYNC2_BYPASS						
31											18	17				13	12	11	10	9			7	6	5	4	3	2	1	0
0 0 0 0 0 0 0 0 0 0										0x0			0x0	0		0x0		0	0	0x0	0	0	0x0	0	0x0	0	0x0	0	0x0	Reset

**GPIO\_PIN $n$ \_SYNC2\_BYPASS** Configures whether or not to synchronize GPIO input data on either edge of IO MUX operating clock for the second-level synchronization.

- 0: Not synchronize
  - 1: Synchronize on falling edge
  - 2: Synchronize on rising edge
  - 3: Synchronize on rising edge
- (R/W)

**GPIO\_PIN $n$ \_PAD\_DRIVER** Configures to select pin drive mode.

- 0: Normal output
  - 1: Open drain output
- (R/W)

**GPIO\_PIN $n$ \_SYNC1\_BYPASS** Configures whether or not to synchronize GPIO input data on either edge of IO MUX operating clock for the first-level synchronization.

- 0: Not synchronize
  - 1: Synchronize on falling edge
  - 2: Synchronize on rising edge
  - 3: Synchronize on rising edge
- (R/W)

**GPIO\_PIN $n$ \_INT\_TYPE** Configures GPIO interrupt type.

- 0: GPIO interrupt disabled
  - 1: Rising edge trigger
  - 2: Falling edge trigger
  - 3: Any edge trigger
  - 4: Low level trigger
  - 5: High level trigger
- (R/W)

**GPIO\_PIN $n$ \_WAKEUP\_ENABLE** Configures whether or not to enable GPIO wake-up function.

- 0: Disable
  - 1: Enable
- This function only wakes up the CPU from Light-sleep.
- (R/W)

**Continued on the next page...**


**Register 6.14. GPIO\_PIN $n$ \_REG ( $n$ : 0-30) (0x0074+4\* $n$ )**

Continued from the previous page...

**GPIO\_PIN $n$ \_INT\_ENA** Configures whether or not to enable CPU interrupt or CPU non-maskable interrupt.

- bit13: Configures whether or not to enable CPU interrupt:  
0: Disable  
1: Enable
- bit14: Configures CPU non-maskable interrupt:  
0: Disable  
1: Enable
- bit15 ~ bit17: invalid

(R/W)


**Register 6.15. GPIO\_STATUS\_NEXT\_REG (0x014C)****GPIO\_STATUS\_INTERRUPT\_NEXT** Represents the interrupt source signal of GPIO0 ~ GPIO30.

Bit0 ~ bit30 are corresponding to GPIO0 ~ 30. Bit31 is invalid. Each bit represents:

0: The GPIO does not generate the interrupt configured by **GPIO\_PIN $n$ \_INT\_TYPE**.1: The GPIO generates an interrupt configured by **GPIO\_PIN $n$ \_INT\_TYPE**.

The interrupt could be rising edge interrupt, falling edge interrupt, level sensitive interrupt and any edge interrupt.

(RO)

**Register 6.16. GPIO\_FUNC $n$ \_IN\_SEL\_CFG\_REG ( $n$ : 0-127) (0x0154+4\* $n$ )**

**GPIO\_FUNC $n$ \_IN\_SEL** Configures to select a pin from the 31 GPIO pins to connect the input signal

$n$ .

0: Select GPIO0

1: Select GPIO1

.....

29: Select GPIO29

30: Select GPIO30

Or

0x38: A constantly high input

0x3C: A constantly low input

(R/W)

**GPIO\_FUNC $n$ \_IN\_INV\_SEL** Configures whether or not to invert the input value.

0: Not invert

1: Invert


(R/W)

**GPIO\_SIG $n$ \_IN\_SEL** Configures whether or not to route signals via GPIO matrix.

0: Bypass GPIO matrix, i.e., connect signals directly to peripheral configured in IO MUX.

1: Route signals via GPIO matrix.

(R/W)

**Register 6.17. GPIO\_FUNC $n$ \_OUT\_SEL\_CFG\_REG ( $n$ : 0-30) (0x0554+4\* $n$ )**

**GPIO\_FUNC $n$ \_OUT\_SEL** Configures to select a signal  $Y$  ( $0 \leq Y < 128$ ) from 128 peripheral signals to be output from GPIO $n$ .

0: Select signal 0

1: Select signal 1

.....

126: Select signal 126

127: Select signal 127

Or

128: Bit  $n$  of [GPIO\\_OUT\\_REG](#) and [GPIO\\_ENABLE\\_REG](#) are selected as the output value and output enable.

For the detailed signal list, see Table 6-2.

(R/W/SC)

**GPIO\_FUNC $n$ \_OUT\_INV\_SEL** Configures whether or not to invert the output value.

0: Not invert

1: Invert

(R/W/SC)

**GPIO\_FUNC $n$ \_OEN\_SEL** Configures to select the source of output enable signal.

0: Use output enable signal from peripheral.

1: Force the output enable signal to be sourced from bit  $n$  of [GPIO\\_ENABLE\\_REG](#).

(R/W)

**GPIO\_FUNC $n$ \_OEN\_INV\_SEL** Configures whether or not to invert the output enable signal.

0: Not invert

1: Invert

(R/W)







**Register 6.21. IO\_MUX\_GPIO $n$ \_REG ( $n$ : 0-30) (0x0004+4\* $n$ )**

Continued from the previous page...

**IO\_MUX\_GPIO $n$ \_FUN\_WPU** Configures whether or not enable pull-up resistor of GPIO $n$ .

0: Disable

1: Enable

(R/W)

**IO\_MUX\_GPIO $n$ \_FUN\_IE** Configures whether or not to enable input of GPIO $n$ .

0: Disable

1: Enable

(R/W)

**IO\_MUX\_GPIO $n$ \_FUN\_DRV** Configures the drive strength of GPIO $n$ .

0: ~5 mA

1: ~10 mA

2: ~20 mA

3: ~40 mA

(R/W)

**IO\_MUX\_GPIO $n$ \_MCU\_SEL** Configures to select IO MUX function for this signal.

0: Select Function 0

1: Select Function 1

.....

(R/W)

**IO\_MUX\_GPIO $n$ \_FILTER\_EN** Configures whether or not to enable filter for pin input signals.

0: Disable

1: Enable

(R/W)

**Register 6.22. IO\_MUX\_DATE\_REG (0x00FC)**

31	28	27	0
(reserved)		IO_MUX_DATE_REG	
0	0	0	0
0x2006050			Reset

**IO\_MUX\_DATE\_REG** Version control register.

(R/W)



**Register 6.25. GPIOSD\_GLITCH\_FILTER\_CH $n$ \_REG ( $n$ : 0-7) (0x0030+0x4\* $n$ )**

(reserved)										GPIOSD_FILTER_CH $n$ _WINDOW_WIDTH				GPIOSD_FILTER_CH $n$ _WINDOW_THRES				GPIOSD_FILTER_CH $n$ _INPUT_IO_NUM				GPIOSD_FILTER_CH $n$ _EN								
31											19	18					13	12					7	6					1	0
0 0 0 0 0 0 0 0 0 0										0x0				0x0				0x0				0				Reset				

**GPIOSD\_FILTER\_CH $n$ \_EN** Configures whether or not to enable channel  $n$  of Glitch Filter.

0: Not enable

1: Enable

(R/W)

**GPIOSD\_FILTER\_CH $n$ \_INPUT\_IO\_NUM** Configures to select the input GPIO for Glitch Filter.

0: Select GPIO0

1: Select GPIO1

.....

29: Select GPIO29

30: Select GPIO30

(R/W)

**GPIOSD\_FILTER\_CH $n$ \_WINDOW\_THRES** Configures the window threshold for Glitch Filter. The window threshold should be less than or equal to [GPIOSD\\_FILTER\\_CH \$n\$ \\_WINDOW\\_WIDTH](#).

Measurement unit: IO MUX operating clock cycle

(R/W)

**GPIOSD\_FILTER\_CH $n$ \_WINDOW\_WIDTH** Configures the window width for Glitch Filter. The effective value of window width is 0 ~ 62. 63 is a reserved value and cannot be used.

Measurement unit: IO MUX operating clock cycle

(R/W)

**Register 6.26. GPIOSD\_ETM\_EVENT\_CH $n$ \_CFG\_REG ( $n$ : 0-7) (0x0060+0x4\*n)**

(reserved)																GPIOSD_ETM_CH $n$ _EVENT_EN			GPIOSD_ETM_CH $n$ _EVENT_SEL					
31																8	7	6	5	4				0
0																0	0	0	0x0			Reset		

**GPIOSD\_ETM\_CH $n$ \_EVENT\_SEL** Configures to select GPIO for ETM event channel.

0: Select GPIO0

1: Select GPIO1

.....

29: Select GPIO29

30: Select GPIO30

(R/W)

**GPIOSD\_ETM\_CH $n$ \_EVENT\_EN** Configures whether or not to enable ETM event send.

0: Not enable

1: Enable

(R/W)

**Register 6.27. GPIOSD\_ETM\_TASK\_P0\_CFG\_REG (0x00A0)**

(reserved)				GPIOSD_ETM_TASK_GPIO3_SEL				GPIOSD_ETM_TASK_GPIO3_EN				(reserved)				GPIOSD_ETM_TASK_GPIO2_SEL				GPIOSD_ETM_TASK_GPIO2_EN				(reserved)				GPIOSD_ETM_TASK_GPIO1_SEL				GPIOSD_ETM_TASK_GPIO1_EN				(reserved)				GPIOSD_ETM_TASK_GPIO0_SEL				GPIOSD_ETM_TASK_GPIO0_EN			
31				28	27			25	24	23				20	19			17	16	15				12	11			9	8	7				4	3			1	0								
0				0				0x0				0				0x0				0				0x0				0				0x0				0				Reset							

**GPIOSD\_ETM\_TASK\_GPIO $n$ \_EN ( $n$ : 0 - 3)** Configures whether or not to enable GPIO $n$  to response ETM task.

0: Not enable

1: Enable

(R/W)

**GPIOSD\_ETM\_TASK\_GPIO $n$ \_SEL ( $n$ : 0 - 3)** Configures to select an ETM task channel for GPIO $n$ .

0: Select channel 0

1: Select channel 1

.....

7: Select channel 7

(R/W)

Register 6.28. GPIOSD\_ETM\_TASK\_P1\_CFG\_REG (0x00A4)

(reserved)				GPIOSD_ETM_TASK_GPIO7_SEL				GPIOSD_ETM_TASK_GPIO7_EN				(reserved)				GPIOSD_ETM_TASK_GPIO6_SEL				GPIOSD_ETM_TASK_GPIO6_EN				(reserved)				GPIOSD_ETM_TASK_GPIO5_SEL				GPIOSD_ETM_TASK_GPIO5_EN				(reserved)				GPIOSD_ETM_TASK_GPIO4_SEL				GPIOSD_ETM_TASK_GPIO4_EN			
31	28	27	25	24	23	20	19	17	16	15	12	11	9	8	7	4	3	1	0	31	28	27	25	24	23	20	19	17	16	15	12	11	9	8	7	4	3	1	0								
0	0	0	0	0	0x0	0	0	0	0	0	0	0	0	0	0	0x0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset								

**GPIOSD\_ETM\_TASK\_GPIO $n$ \_EN ( $n$ : 4 - 7)** Configures whether or not to enable GPIO $n$  to response ETM task.

0: Not enable

1: Enable

(R/W)

**GPIOSD\_ETM\_TASK\_GPIO $n$ \_SEL ( $n$ : 4 - 7)** Configures to select an ETM task channel for GPIO $n$ .

0: Select channel 0

1: Select channel 1

.....

7: Select channel 7

(R/W)

**Register 6.29. GPIOSD\_ETM\_TASK\_P2\_CFG\_REG (0x00A8)**

(reserved)				GPIOSD_ETM_TASK_GPIO11_SEL				GPIOSD_ETM_TASK_GPIO11_EN				(reserved)				GPIOSD_ETM_TASK_GPIO10_SEL				GPIOSD_ETM_TASK_GPIO10_EN				(reserved)				GPIOSD_ETM_TASK_GPIO9_SEL				GPIOSD_ETM_TASK_GPIO9_EN				(reserved)				GPIOSD_ETM_TASK_GPIO8_SEL				GPIOSD_ETM_TASK_GPIO8_EN			
31	28	27	25	24	23	20	19	17	16	15	12	11	9	8	7	4	3	1	0	Reset																											
0	0	0	0	0	0x0	0	0	0	0	0	0	0	0	0	0	0	0x0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0											

**GPIOSD\_ETM\_TASK\_GPIO $n$ \_EN ( $n$ : 8 - 11)** Configures whether or not to enable GPIO $n$  to response ETM task.

0: Not enable

1: Enable

(R/W)

**GPIOSD\_ETM\_TASK\_GPIO $n$ \_SEL ( $n$ : 8 - 11)** Configures to select an ETM task channel for GPIO $n$ .

0: Select channel 0

1: Select channel 1

.....

7: Select channel 7

(R/W)

Register 6.30. GPIOSD\_ETM\_TASK\_P3\_CFG\_REG (0x00AC)

(reserved)				GPIOSD_ETM_TASK_GPIO15_SEL				(reserved)				GPIOSD_ETM_TASK_GPIO14_SEL				(reserved)				GPIOSD_ETM_TASK_GPIO13_SEL				(reserved)				GPIOSD_ETM_TASK_GPIO12_SEL			
(reserved)				GPIOSD_ETM_TASK_GPIO15_EN				(reserved)				GPIOSD_ETM_TASK_GPIO14_EN				(reserved)				GPIOSD_ETM_TASK_GPIO13_EN				(reserved)				GPIOSD_ETM_TASK_GPIO12_EN			
31	28	27	25	24	23	20	19	17	16	15	12	11	9	8	7	4	3	1	0												
0	0	0	0	0	0x0	0	0	0	0	0	0x0	0	0	0	0	0	0x0	0	0	0	0	0	0x0	0							

Reset

**GPIOSD\_ETM\_TASK\_GPIO $n$ \_EN ( $n$ : 12 - 15)** Configures whether or not to enable GPIO $n$  to response ETM task.

0: Not enable

1: Enable

(R/W)

**GPIOSD\_ETM\_TASK\_GPIO $n$ \_SEL ( $n$ : 12 - 15)** Configures to select an ETM task channel for GPIO $n$ .

0: Select channel 0

1: Select channel 1

.....

7: Select channel 7

(R/W)

**Register 6.31. GPIOSD\_ETM\_TASK\_P4\_CFG\_REG (0x00B0)**

(reserved)				GPIOSD_ETM_TASK_GPIO19_SEL				(reserved)				GPIOSD_ETM_TASK_GPIO18_SEL				(reserved)				GPIOSD_ETM_TASK_GPIO17_SEL				(reserved)				GPIOSD_ETM_TASK_GPIO16_SEL			
31	28	27	25	24	23	20	19	17	16	15	12	11	9	8	7	4	3	1	0												
0	0	0	0	0	0x0	0	0	0	0	0	0x0	0	0	0	0	0	0	0x0	0												

Reset

**GPIOSD\_ETM\_TASK\_GPIO $n$ \_EN ( $n$ : 16 - 19)** Configures whether or not to enable GPIO $n$  to response ETM task.

0: Not enable

1: Enable

(R/W)

**GPIOSD\_ETM\_TASK\_GPIO $n$ \_SEL ( $n$ : 16 - 19)** Configures to select an ETM task channel for GPIO $n$ .

0: Select channel 0

1: Select channel 1

.....

7: Select channel 7

(R/W)





**Register 6.33. GPIOSD\_ETM\_TASK\_P6\_CFG\_REG (0x00B8)**

(reserved)				GPIOSD_ETM_TASK_GPIO27_SEL				GPIOSD_ETM_TASK_GPIO27_EN				(reserved)				GPIOSD_ETM_TASK_GPIO26_SEL				GPIOSD_ETM_TASK_GPIO26_EN				(reserved)				GPIOSD_ETM_TASK_GPIO25_SEL				GPIOSD_ETM_TASK_GPIO25_EN				(reserved)				GPIOSD_ETM_TASK_GPIO24_SEL				GPIOSD_ETM_TASK_GPIO24_EN			
31	28	27	25	24	23	20	19	17	16	15	12	11	9	8	7	4	3	1	0	Reset																											
0	0	0	0	0	0x0	0	0	0	0	0	0	0	0	0	0	0	0x0	0	0	0	0	0	0	0	0	0	0	0	0	0x0	0																

**GPIOSD\_ETM\_TASK\_GPIO $n$ \_EN ( $n$ : 24 - 27)** Configures whether or not to enable GPIO $n$  to response ETM task.

0: Not enable

1: Enable

(R/W)

**GPIOSD\_ETM\_TASK\_GPIO $n$ \_SEL ( $n$ : 24 - 27)** Configures to select an ETM task channel for GPIO $n$ .

0: Select channel 0

1: Select channel 1

.....

7: Select channel 7

(R/W)



**Register 6.36. LP\_IO\_OUT\_REG (0x0000)**

(reserved)								LP_GPIO_OUT_DATA									
31								8	7								0
0								0 0 0 0 0 0 0 0								Reset	

**LP\_GPIO\_OUT\_DATA** Configures the output of GPIO0 ~ GPIO7.

0: Low level

1: High level

bit0 ~ bit7 are corresponding to GPIO0 ~ GPIO7.

(R/W)

**Register 6.37. LP\_IO\_OUT\_W1TS\_REG (0x0004)**

(reserved)								LP_GPIO_OUT_DATA_W1TS									
31								8	7								0
0								0 0 0 0 0 0 0 0								Reset	

**LP\_GPIO\_OUT\_DATA\_W1TS** Configures whether or not to enable the output register [LP\\_IO\\_OUT\\_REG](#) of GPIO0 ~ GPIO7.

- bit0 ~ bit7 are corresponding to GPIO0 ~ GPIO7.
- If the value 1 is written to a bit here, the corresponding bit in [LP\\_IO\\_OUT\\_REG](#) will be set to 1.
- Recommended operation: use this register to set [LP\\_IO\\_OUT\\_REG](#).

(WT)

Register 6.38. LP\_IO\_OUT\_W1TC\_REG (0x0008)

(reserved)										LP_GPIO_OUT_DATA_W1TC							
31								8	7								0
0								0 0 0 0 0 0 0 0								Reset	

**LP\_GPIO\_OUT\_DATA\_W1TC** Configures whether or not to clear the output register [LP\\_IO\\_OUT\\_REG](#) of GPIO0 ~ GPIO7.

- bit0 ~ bit7 are corresponding to GPIO0 ~ GPIO7.
- If the value 1 is written to a bit here, the corresponding bit in [LP\\_IO\\_OUT\\_REG](#) will be cleared.
- Recommended operation: use this register to clear [LP\\_IO\\_OUT\\_REG](#).

(WT)

Register 6.39. LP\_IO\_ENABLE\_REG (0x000C)

(reserved)										LP_GPIO_ENABLE							
31								8	7								0
0								0 0 0 0 0 0 0 0								Reset	

**LP\_GPIO\_ENABLE** Configures whether or not to enable the output of GPIO0 ~ GPIO7.

0: Not enable

1: Enable

bit0 ~ bit7 are corresponding to GPIO0 ~ GPIO7.


(R/W)

**Register 6.40. LP\_IO\_ENABLE\_W1TS\_REG (0x0010)**

**LP\_GPIO\_ENABLE\_W1TS** Configures whether or not to set the output enable register [LP\\_IO\\_ENABLE\\_REG](#) of GPIO0 ~ GPIO7.

- bit0 ~ bit7 are corresponding to GPIO0 ~ GPIO7.
- If the value 1 is written to a bit here, the corresponding bit in [LP\\_IO\\_ENABLE\\_REG](#) will be set to 1.
- Recommended operation: use this register to set [LP\\_IO\\_ENABLE\\_REG](#).

(WT)

**Register 6.41. LP\_IO\_ENABLE\_W1TC\_REG (0x0014)**

**LP\_GPIO\_ENABLE\_W1TC** Configures whether or not to clear the output enable register [LP\\_IO\\_ENABLE\\_REG](#) of GPIO0 ~ GPIO7.

- bit0 ~ bit7 are corresponding to GPIO0 ~ GPIO7.
- If the value 1 is written to a bit here, the corresponding bit in [LP\\_IO\\_ENABLE\\_REG](#) will be cleared.
- Recommended operation: use this register to clear [LP\\_IO\\_ENABLE\\_REG](#).

(WT)

**Register 6.42. LP\_IO\_STATUS\_REG (0x0018)**

31	(reserved)	8	7	0	
0			0 0 0 0 0 0 0 0		Reset

*LP\_GPIO\_STATUS\_INT*

**LP\_GPIO\_STATUS\_INT** Configures the interrupt status of GPIO0 ~ GPIO7.

0: No interrupt

1: Interrupt is triggered

Bit0 is corresponding to GPIO0, bit1 is corresponding to GPIO1, and etc. This register is used together [LP\\_IO\\_PIN<sub>n</sub>\\_INT\\_TYPE](#) in register [LP\\_IO\\_PIN<sub>n</sub>\\_REG](#).

(R/W)

**Register 6.43. LP\_IO\_STATUS\_W1TS\_REG (0x001C)**


31	(reserved)	8	7	0	
0			0 0 0 0 0 0 0 0		Reset

*LP\_GPIO\_STATUS\_INT\_W1TS*

**LP\_GPIO\_STATUS\_INT\_W1TS** Configures whether or not to set the interrupt status register [LP\\_IO\\_STATUS\\_INT](#) of GPIO0 ~ GPIO7.

- Bit0 is corresponding to GPIO0, bit1 is corresponding to GPIO1, and etc.
- If the value 1 is written to a bit here, the corresponding bit in [LP\\_IO\\_STATUS\\_INT](#) will be set to 1.
- Recommended operation: use this register to set [LP\\_IO\\_STATUS\\_INT](#).


(WT)

**Register 6.44. LP\_IO\_STATUS\_W1TC\_REG (0x0020)**

**LP\_GPIO\_STATUS\_INT\_W1TC** Configures whether or not to clear the interrupt status register [LP\\_IO\\_STATUS\\_INT](#) of GPIO0 ~ GPIO7.

- Bit0 is corresponding to GPIO0, bit1 is corresponding to GPIO1, and etc.
- If the value 1 is written to a bit here, the corresponding bit in [LP\\_IO\\_STATUS\\_INT](#) will be cleared
- ecommended operation: use this register to clear [LP\\_IO\\_STATUS\\_INT](#).

(WT)

**Register 6.45. LP\_IO\_IN\_REG (0x0024)**

**LP\_GPIO\_IN\_NEXT** Represents the input value of GPIO0 ~ GPIO7.

0: Low level input

1: High level input

bit0 ~ bit7 are corresponding to GPIO0 ~ GPIO7.

(RO)





Register 6.47. LP\_IO\_GPIO $n$ \_REG ( $n$ : 0-7) (0x0048+0x4\*n)

(reserved)															LP_GPIO_GPIO $n$ _FUN_SEL															LP_GPIO_GPIO $n$ _FUN_SEL															LP_GPIO_GPIO $n$ _FUN_DRV															LP_GPIO_GPIO $n$ _FUN_IE															LP_GPIO_GPIO $n$ _FUN_RUE															LP_GPIO_GPIO $n$ _FUN_RDE															LP_GPIO_GPIO $n$ _MCU_DRV															LP_GPIO_GPIO $n$ _MCU_IE															LP_GPIO_GPIO $n$ _MCU_RUE															LP_GPIO_GPIO $n$ _MCU_RDE															LP_GPIO_GPIO $n$ _MCU_OE														
31															15	14			12	11	10			9	8	7	6	5	4	3	2	1	0																Reset																																																																																																																																		
0																																																																																																																																																																																			

**LP\_GPIO\_GPIO $n$ \_FUN\_SEL** Configures to select the LP IO MUX function for GPIO $n$  in normal execution mode.

0: Select Function 0

1: Select Function 1

.....

(R/W)

**LP\_GPIO\_GPIO $n$ \_FUN\_DRV** Configures the drive strength of GPIO $n$  in normal execution mode.

0: ~5 mA

1: ~10 mA

2: ~20 mA

3: ~40 mA

(R/W)

**LP\_GPIO\_GPIO $n$ \_FUN\_IE** Configures whether or not to enable the input of GPIO $n$  in normal execution mode.

0: Not enable

1: Enable

(R/W)

**LP\_GPIO\_GPIO $n$ \_FUN\_RUE** Configures whether or not to enable the pull-up resistor of GPIO $n$  in normal execution mode.

0: Not enable

1: Enable

(R/W)

**LP\_GPIO\_GPIO $n$ \_FUN\_RDE** Configures whether or not to enable the pull-down resistor of GPIO $n$  in normal execution mode.

0: Not enable

1: Enable

(R/W)

**LP\_GPIO\_GPIO $n$ \_MCU\_DRV** Configures the drive strength of GPIO $n$  during sleep mode.

0: ~5 mA

1: ~10 mA

2: ~20 mA

3: ~40 mA

(R/W)

Continued on the next page...

**Register 6.47. LP\_IO\_GPIO $n$ \_REG ( $n$ : 0-7) (0x0048+0x4\* $n$ )**

Continued from the previous page...

**LP\_GPIO\_GPIO $n$ \_MCU\_IE** Configures whether or not to enable the input of GPIO $n$  during sleep mode.

0: Not enable

1: Enable

(R/W)

**LP\_GPIO\_GPIO $n$ \_MCU\_RUE** Configures whether or not to enable the pull-up resistor of GPIO $n$  during sleep mode.

0: Not enable

1: Enable

(R/W)

**LP\_GPIO\_GPIO $n$ \_MCU\_RDE** Configures whether or not to enable the pull-down resistor of GPIO $n$  during sleep mode.

0: Not enable

1: Enable

(R/W)

**LP\_GPIO\_GPIO $n$ \_SLP\_SEL** Configures whether or not to enable the sleep mode for GPIO $n$ .

0: Not enable

1: Enable


(R/W)

**LP\_GPIO\_GPIO $n$ \_MCU\_OE** Configures whether or not to enable the output of GPIO $n$  during sleep mode.

0: Not enable

1: Enable

(R/W)

**Register 6.48. LP\_IO\_STATUS\_INT\_REG (0x0068)**

**LP\_GPIO\_STATUS\_INT\_NEXT** Represents the interrupt source status of GPIO0 ~ GPIO7.


bit0 ~ bit7 are corresponding to GPIO0 ~ 7. Each bit represents:

0: Interrupt source status is invalid.

1: Interrupt source status is valid.

The interrupt here can be rising-edge triggered, falling-edge triggered, any edge triggered, or level triggered.

(RO)

**Register 6.49. LP\_IO\_DATE\_REG (0x03FC)**

**LP\_IO\_DATE** Version control register.

(R/W)

## 7 Reset and Clock

### 7.1 Reset

#### 7.1.1 Overview

ESP32-C6 provides four types of reset that occur at different levels, namely CPU Reset, Core Reset, System Reset, and Chip Reset. All reset types mentioned above (except Chip Reset) preserve the data stored in internal memory. Figure 7-1 shows the scopes of affected subsystems by each type of reset.

#### 7.1.2 Architectural Overview




Figure 7-1. Reset Types

ESP32-C6's Digital System consists of [High Performance System \(HP system\)](#) that includes Digital Core and Wireless Circuit, and [Low Power System \(LP system\)](#). See Figure 7-1 for details.

#### 7.1.3 Features

- Four reset types:
  - CPU Reset: resets CPU core. Once such reset is released, the instructions from the CPU reset vector will be executed.
  - Core Reset: resets the whole digital system except LP system, including CPU, peripherals, Wi-Fi, Bluetooth<sup>®</sup> LE, and digital GPIOs.
  - System Reset: resets the whole digital system, including LP system.
  - Chip Reset: resets the whole chip.
- Software reset and hardware reset:

- Software Reset: triggered via software by configuring the corresponding registers of CPU, see Chapter 3 *Low-Power Management [to be added later]*.
- Hardware Reset: triggered directly by the hardware.

### 7.1.4 Functional Description

CPU will be reset immediately when any type of reset above occurs. Users can retrieve reset source codes by reading `LP_CLKRST_RESET_CAUSE` after the reset is released. Table 7-1 lists possible reset sources and the types of reset they trigger.

**Table 7-1. Reset Source**

Code	Source	Reset Type	Note
0x01	Chip reset <sup>1</sup>	Chip Reset	—
0x0F	Brown-out system reset	Chip Reset or System Reset	Triggered by brown-out detector <sup>2</sup>
0x10	RWDT system reset	System Reset	See Chapter 13 <i>Watchdog Timers (WDT)</i>
0x12	Super Watchdog reset	System Reset	See Chapter 13 <i>Watchdog Timers (WDT)</i>
0x03	Software system reset	Core Reset	Triggered by configuring <code>LP_AON_HPSYS_SW_RESET</code>
0x05	Deep-sleep reset	Core Reset	See Chapter 3 <i>Low-Power Management [to be added later]</i>
0x06	SDIO core reset	Core Reset	See Chapter 32 <i>SDIO 2.0 Slave Controller (SDIO)</i>
0x07	MWDT0 core reset	Core Reset	See Chapter 13 <i>Watchdog Timers (WDT)</i>
0x08	MWDT1 core reset	Core Reset	See Chapter 13 <i>Watchdog Timers (WDT)</i>
0x09	RWDT core reset	Core Reset	See Chapter 13 <i>Watchdog Timers (WDT)</i>
0x14	eFuse reset	Core Reset	Triggered by eFuse CRC error
0x15	USB (UART) reset	Core Reset	Triggered when external USB host sends a specific command to the Serial interface of USB Serial/JTAG Controller. See Chapter 30 <i>USB Serial/JTAG Controller (USB_SERIAL_JTAG)</i>
0x16	USB (JTAG) reset	Core Reset	Triggered when external USB host sends a specific command to the JTAG interface of USB Serial/JTAG Controller. See Chapter 30 <i>USB Serial/JTAG Controller (USB_SERIAL_JTAG)</i>
0x0B	MWDT0 CPU reset	CPU Reset	See Chapter 13 <i>Watchdog Timers (WDT)</i>
0x0C	Software CPU reset	CPU Reset	Triggered by configuring <code>LP_AON_CPU_CORE0_SW_RESET</code>
0x0D	RWDT CPU reset	CPU Reset	See Chapter 13 <i>Watchdog Timers (WDT)</i>
0x11	MWDT1 CPU reset	CPU Reset	See Chapter 13 <i>Watchdog Timers (WDT)</i>
0x18	JTAG CPU reset	CPU Reset	Triggered when a "JDB Resetting CPU" instruction is received

<sup>1</sup> Chip Reset can be triggered by the following sources:

- Triggered by chip power-on.
- Triggered by brown-out detector.

<sup>2</sup> Once brown-out status is detected, the detector will trigger System Reset or Chip Reset, depending on register configuration. See Chapter 3 *Low-Power Management [to be added later]*.

## 7.1.5 Peripheral Reset

The reset registers of ESP32-C6 peripherals are merged to Power/Clock/Reset (PCR) module. See Section 7.4 [Register Summary](#) for detailed information.

## 7.2 Clock

### 7.2.1 Overview

ESP32-C6 clocks are mainly sourced from oscillator (OSC), RC, and PLL circuit, and then processed by the dividers or selectors, which allows most functional modules to select their working clock according to their power consumption and performance requirements. Figure 7-2 shows the system clock structure.

### 7.2.2 Architectural Overview




Figure 7-2. System Clock

**Note:**

The AUTODIV in the figure will divide 480 MHz PLL\_CLK into 160 MHz clock by hardware control only when the MUX before selects PLL\_CLK. If the MUX before selects RC\_FAST\_CLK or XTAL\_CLK, AUTODIV will not divide the clock

frequency.

### 7.2.3 Features

ESP32-C6 clocks can be classified into two types depending on their frequencies:

- High speed clocks for devices working at a higher frequency, such as CPU and digital peripherals
  - PLL\_CLK (480 MHz): internal PLL clock. Its reference clock is XTAL\_CLK.
  - XTAL\_CLK (40 MHz): external crystal clock
- Slow speed clocks for LP system and some peripherals working in low-power mode
  - XTAL32K\_CLK (32 kHz): external crystal clock
  - RC\_FAST\_CLK (17.5 MHz by default): internal fast RC oscillator with adjustable frequency
  - RC\_SLOW\_CLK (136 kHz by default): internal slow RC oscillator with adjustable frequency
  - RC32K\_CLK (32 kHz): internal slow RC oscillator
  - OSC\_SLOW\_CLK (32 kHz): external slow crystal clock

## 7.2.4 Functional Description

### 7.2.4.1 System Clock

As Figure 7-2 shows, CPU\_CLK is the master clock for CPU and it can be as high as 160 MHz when CPU works in high performance mode. Alternatively, CPU can run at lower frequencies, such as at 2 MHz, to achieve lower power consumption. CPU\_CLK shares the same clock sources with AHB\_CLK, CRYPTO\_CLK, and MSPI\_CLK. Users can select from XTAL\_CLK, PLL\_CLK, or RC\_FAST\_CLK as the clock source of CPU\_CLK by configuring PCR\_SOC\_CLK\_SEL. See Table 7-2 and Table 7-3. When PLL\_CLK is selected as the clock source, CPU\_CLK will be divided into 160 MHz clock by hardware control before the configurable divider, please refer to AUTODIV in figure 7-2. By default, the CPU clock is sourced from XTAL\_CLK with a divider of 1, i.e., the CPU clock is 40 MHz.

**Table 7-2. CPU\_CLK Clock Source**

PCR_SOC_CLK_SEL	CPU Clock Source
0	XTAL_CLK
1	PLL_CLK
2	RC_FAST_CLK



Table 7-3. Frequency of CPU\_CLK, AHB\_CLK and HP\_ROOT\_CLK

Clock	Source	Frequency
HP_ROOT_CLK <sup>1</sup>	PLL_CLK	480 MHz, will be divided to 160 MHz clock by hardware
	XTAL_CLK	40 MHz
	RC_FAST_CLK	17.5 MHz
CPU_CLK <sup>2</sup>	PLL_CLK	$f_{\text{HP\_ROOT\_CLK}} / (\text{PCR\_CPU\_HS\_DIV\_NUM} + 1)$
	Low-speed clock source <sup>3</sup>	$f_{\text{HP\_ROOT\_CLK}} / (\text{PCR\_CPU\_LS\_DIV\_NUM} + 1)$
AHB_CLK <sup>4</sup>	PLL_CLK	$f_{\text{HP\_ROOT\_CLK}} / (\text{PCR\_AHB\_HS\_DIV\_NUM} + 1)$
	Low-speed clock source	$f_{\text{HP\_ROOT\_CLK}} / (\text{PCR\_AHB\_LS\_DIV\_NUM} + 1)$

<sup>1</sup> HP\_ROOT\_CLK: the clock source of CPU\_CLK, AHB\_CLK and APB\_CLK. If the clock source is PLL\_CLK, it will be divided into 160 MHz clock by hardware after selecting the source.

<sup>2</sup> CPU\_CLK frequency must be an integer multiple of AHB\_CLK frequency.

<sup>3</sup> XTAL\_CLK and RC\_FAST\_CLK

<sup>4</sup> AHB\_CLK frequency can not exceed 40 MHz.

The available divider values for CPU\_CLK and AHB\_CLK are as follows:

- PCR\_CPU\_HS\_DIV\_NUM: 0, 1, 3
- PCR\_CPU\_LS\_DIV\_NUM: 0, 1, 3, 7, 15, 31
- PCR\_AHB\_HS\_DIV\_NUM: 3, 7, 15
- PCR\_AHB\_LS\_DIV\_NUM: 0, 1, 3, 7, 15, 31

### 7.2.4.2 Peripheral Clocks

Table 7-4, Table 7-5, and Table 7-6 list the derived clocks source and HP clocks/LP clocks for each peripheral.

Table 7-4. Derived Clock Source

Derived Clock	Source Clock		Derived Clock					Source Clock					Derived Clock					Source Clock				
	XTAL_CLK 40 MHz	480 MHz	PLL_CLK					RC_FAST_CLK 17.5 MHz	RC_SLOW_CLK 136 kHz	RC32K_CLK & OSC_SLOW_CLK 32 kHz	XTAL32K_CLK 32 kHz	HP_ROOT_CLK 160 MHz/40 MHz/17.5 MHz	MSPI_CLK	CRYPTO_CLK	APB_CLK	AHB_CLK	CPU_CLK	LP_DYN_FAST_CLK	LP_DYN_SLOW_CLK	XTAL_D2_CLK 20 MHz	LP_FAST_CLK	CLOCK FROM IO
			240 MHz	160 MHz	80 MHz	48 MHz	48 MHz															
PLL_48M 240M_CLK	~	Y																				
HP_ROOT_CLK	Y	Y					Y															
MSPI_CLK											Y											
CRYPTO_CLK											Y											
APB_CLK											Y											
AHB_CLK											Y											
CPU_CLK											Y											
LP_DYN_FAST_CLK							Y	Y	Y	Y									Y		LP_PAD_GPIO0_C	
LP_DYN_SLOW_CLK							Y	Y	Y	Y									Y		LP_PAD_GPIO0_C	
XTAL_D2_CLK	Y																					
LP_FAST_CLK							Y												Y			

Table 7-5. HP Clocks Used by Each Peripheral

Peripheral	Source Clock		Derived Clock					Source Clock					Derived Clock					Source Clock				
	XTAL_CLK 40 MHz	480 MHz	PLL_CLK					RC_FAST_CLK 17.5 MHz	RC_SLOW_CLK 136 kHz	RC32K_CLK & OSC_SLOW_CLK 32 kHz	XTAL32K_CLK 32 kHz	HP_ROOT_CLK 160 MHz/40 MHz/17.5 MHz	MSPI_CLK	CRYPTO_CLK	APB_CLK	AHB_CLK	CPU_CLK	LP_DYN_FAST_CLK	LP_DYN_SLOW_CLK	XTAL_D2_CLK 20 MHz	LP_FAST_CLK	CLOCK FROM IO
			240 MHz	160 MHz	80 MHz	48 MHz	48 MHz															
TIMG_TIMER	Y				Y		Y															
TIMG_WDT	Y				Y		Y															
I2S	Y		Y	Y																		I2S_MCLK_PAD
UART	Y				Y		Y															
RMT	Y				Y		Y															
MCPWM	Y			Y			Y															
I2C	Y						Y															
SPI2	Y				Y		Y															
SARADC	Y				Y		Y															
USB_SERIAL_JTAG						Y																
TWAI	Y						Y															
LED_PWM	Y				Y		Y															
SYSTEM_TIME	Y						Y															
PARL	Y		Y				Y															PARL_CLK_PAD
IO_MUX	Y				Y		Y															
MSPI												Y										
AES/SHA/RSA/ ECC/DS/HMAC													Y									
INTMTX														Y								
PCNT														Y								
ETM														Y								
GDMA														Y								
REGDMA														Y								
UHCI														Y								

Table 7-6. LP Clocks Used by Each Peripheral

Peripheral	Source Clock		Derived Clock					Source Clock							Derived Clock				Source Clock			
	XTAL_CLK 40 MHz	480 MHz	PLL_CLK					RC_FAST_ CLK 17.5 MHz	RC_SLOW_ CLK 136 kHz	RC32K_CLK & OSC_SLOW_CLK 32 kHz	XTAL32K_ CLK 32 kHz	HP_ROOT_CLK 160 MHz/40 MHz/17.5 MHz	MSPi_CLK	CRYPTO_CLK	APB_CLK	AHB_CLK	CPU_CLK	LP_DYN_ FAST_CLK	LP_DYN_ SLOW_CLK	XTAL_D2_CLK 20 MHz	LP_FAST_CLK	CLOCK FROM IO
			240 MHz	160 MHz	80 MHz	48 MHz	LP_DYN_ FAST_CLK											LP_DYN_ SLOW_CLK				
EFUSE_CTRL																			Y			
LP_WDT																	Y	Y				
LP_TIMER																	Y	Y				
LP_ANA_PERI																	Y					
PMU																	Y	Y		Y		
LP_UART																			Y	Y		
LP_CPU																				Y		
LP_I2C_EXT																			Y	Y		
LP_IO																	Y					

## PLL\_CLK

PLL\_F480M\_CLK is the source clock of PLL which is 480 MHz. PLL\_D2\_CLK (240 MHz), PLL\_F160M\_CLK, PLL\_F80M\_CLK, and PLL\_F48M\_CLK are divided from PLL\_F480M\_CLK.

## CRYPTO\_CLK

As shown in Figure 7-2, CRYPTO\_CLK shares the same clock sources with CPU\_CLK, and its frequency is up to 160 MHz.

To protect encryption and decryption peripherals from DPA (Differential Power Analysis) attacks, a random divider strategy is implemented for the function clock of encryption and decryption peripherals. Four security levels are available, depending on the range of random divider. Users can select the security level by configuring [HP\\_SYSTEM\\_SEC\\_DPA\\_CONF\\_REG](#). If [HP\\_SYSTEM\\_SEC\\_DPA\\_CFG\\_SEL](#) is set to 1, the security level is determined by configuration of [EFUSE\\_SEC\\_DPA\\_LEVEL](#), otherwise, by the value of [HP\\_SYSTEM\\_SEC\\_DPA\\_LEVEL](#).

## LED\_PWM

LEDC module uses PLL\_F80M\_CLK, RC\_FAST\_CLK and XTAL\_CLK as clock source when APB\_CLK is disabled. In other words, when the system is in low-power mode, most peripherals will be halted (APB\_CLK is turned off), but LEDC can work normally via RC\_FAST\_CLK.

### 7.2.4.3 Wi-Fi and Bluetooth LE Clock

Wi-Fi and Bluetooth LE can work only when CPU\_CLK uses PLL\_CLK as its clock source. Suspending PLL\_CLK requires that Wi-Fi and Bluetooth LE have entered low-power mode first.

### 7.2.4.4 LP System Clock

LP system can operate when most other clocks are stopped. LP system clocks include LP\_SLOW\_CLK and LP\_FAST\_CLK.

The clock sources for LP\_SLOW\_CLK and LP\_FAST\_CLK are low-frequency clocks:

- LP\_SLOW\_CLK, used to clock power management module, can be derived from:
  - RC\_SLOW\_CLK
  - XTAL32K\_CLK
  - RC32K\_CLK
  - OSC\_SLOW\_CLK
- LP\_FAST\_CLK, used to clock on-chip sensor module, can be derived from:
  - the divided clock of XTAL\_CLK
  - or the divided clock of RC\_FAST\_CLK

The LP\_DYN\_SLOW\_CLK clock source is LP\_SLOW\_CLK.

LP\_DYN\_FAST\_CLK selects its clock source based on its mode.

- Select LP\_FAST\_CLK as its clock source in ACTIVE mode
- Select LP\_SLOW\_CLK as its clock source in SLEEP mode

## 7.3 Programming Procedures

The clocks of most peripherals can be classified into two types:

- Bus clock: used to configure peripheral registers.
- Function clock: such as UART's reference clock, used by peripherals to operate.

The operating clock (function clock) of most peripherals can be selected from multiple clock sources. In the description of the gating registers, it will be stated whether the register belongs to the bus clock (AHB\_CLK, APB\_CLK) gating register or the function clock gating register.

Bus clock switches, function clock switches, and the configuration registers for clock source selection and clock frequency division are grouped into the PCR module. For more information, see Section 7.4 *Register Summary*.

When a peripheral is not working, users can turn off its function clock by configuring related registers. Turning off the peripheral's function clock does not affect the rest of the system.

Take I2C clock configuration as an example.




Figure 7-3. Clock Configuration Example

Figure 7-3 shows the clock structure of I2C. The clock structure of other peripherals is similar to this one. CLK\_SWITCH is used to select a clock output and CLK\_GATE to turn on/off the clock.

In scenarios that require low power consumption, when the peripheral is not in use, in addition to turning off the function clock, the bus clock of the peripheral can also be turned off to further lower power consumption.

Note that if you turn off the bus clock first, the function clock may continue working. It is recommended to turn off the function clock first and then the bus clock when turning off the clocks. It is also recommended to turn on the bus clock first and then the function clock when turning on the clocks.

**PRELIMINARY**

## 7.4 Register Summary

### 7.4.1 PCR Registers

The addresses in this section are relative to the Power/Clock/Reset (PCR) Register base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Configuration Register</b>			
PCR_UART0_CONF_REG	UART0 configuration register	0x0000	R/W
PCR_UART0_SCLK_CONF_REG	UART0_SCLK configuration register	0x0004	R/W
PCR_UART0_PD_CTRL_REG	UART0 power control register	0x0008	R/W
PCR_UART1_CONF_REG	UART1 configuration register	0x000C	R/W
PCR_UART1_SCLK_CONF_REG	UART1_SCLK configuration register	0x0010	R/W
PCR_UART1_PD_CTRL_REG	UART1 power control register	0x0014	R/W
PCR_MSPI_CONF_REG	MSPI configuration register	0x0018	R/W
PCR_MSPI_CLK_CONF_REG	MSPI_CLK configuration register	0x001C	R/W
PCR_I2C_CONF_REG	I2C configuration register	0x0020	R/W
PCR_I2C_SCLK_CONF_REG	I2C_SCLK configuration register	0x0024	R/W
PCR_UHCI_CONF_REG	UHCI configuration register	0x0028	R/W
PCR_RMT_CONF_REG	RMT configuration register	0x002C	R/W
PCR_RMT_SCLK_CONF_REG	RMT_SCLK configuration register	0x0030	R/W
PCR_LEDC_CONF_REG	LEDC configuration register	0x0034	R/W
PCR_LEDC_SCLK_CONF_REG	LEDC_SCLK configuration register	0x0038	R/W
PCR_TIMERGROUP0_CONF_REG	TIMERGROUP0 configuration register	0x003C	R/W
PCR_TIMERGROUP0_TIMER_CLK_CONF_REG	TIMERGROUP0_TIMER_CLK configuration register	0x0040	R/W
PCR_TIMERGROUP0_WDT_CLK_CONF_REG	TIMERGROUP0_WDT_CLK configuration register	0x0044	R/W
PCR_TIMERGROUP1_CONF_REG	TIMERGROUP1 configuration register	0x0048	R/W
PCR_TIMERGROUP1_TIMER_CLK_CONF_REG	TIMERGROUP1_TIMER_CLK configuration register	0x004C	R/W
PCR_TIMERGROUP1_WDT_CLK_CONF_REG	TIMERGROUP1_WDT_CLK configuration register	0x0050	R/W
PCR_SYSTIMER_CONF_REG	SYSTIMER configuration register	0x0054	R/W
PCR_SYSTIMER_FUNC_CLK_CONF_REG	SYSTIMER_FUNC_CLK configuration register	0x0058	R/W
PCR_TWAI0_CONF_REG	TWAI0 configuration register	0x005C	R/W
PCR_TWAI0_FUNC_CLK_CONF_REG	TWAI0_FUNC_CLK configuration register	0x0060	R/W
PCR_TWAI1_CONF_REG	TWAI1 configuration register	0x0064	R/W
PCR_TWAI1_FUNC_CLK_CONF_REG	TWAI1_FUNC_CLK configuration register	0x0068	R/W
PCR_I2S_CONF_REG	I2S configuration register	0x006C	R/W
PCR_I2S_TX_CLKM_CONF_REG	I2S_TX_CLKM configuration register	0x0070	R/W
PCR_I2S_TX_CLKM_DIV_CONF_REG	I2S_TX_CLKM_DIV configuration register	0x0074	R/W

Name	Description	Address	Access
PCR_I2S_RX_CLKM_CONF_REG	I2S_RX_CLKM configuration register	0x0078	R/W
PCR_I2S_RX_CLKM_DIV_CONF_REG	I2S_RX_CLKM_DIV configuration register	0x007C	R/W
PCR_SARADC_CONF_REG	SARADC configuration register	0x0080	R/W
PCR_SARADC_CLKM_CONF_REG	SARADC_CLKM configuration register	0x0084	R/W
PCR_TSENS_CLK_CONF_REG	TSENS_CLK configuration register	0x0088	R/W
PCR_USB_SERIAL_JTAG_CONF_REG	_SERIAL_JTAG configuration register	0x008C	R/W
PCR_INTMTX_CONF_REG	INTMTX configuration register	0x0090	R/W
PCR_PCNT_CONF_REG	PCNT configuration register	0x0094	R/W
PCR_ETM_CONF_REG	ETM configuration register	0x0098	R/W
PCR_PWM_CONF_REG	PWM configuration register	0x009C	R/W
PCR_PWM_CLK_CONF_REG	PWM_CLK configuration register	0x00A0	R/W
PCR_PARL_IO_CONF_REG	PARL_IO configuration register	0x00A4	R/W
PCR_PARL_CLK_RX_CONF_REG	PARL_CLK_RX configuration register	0x00A8	R/W
PCR_PARL_CLK_TX_CONF_REG	PARL_CLK_TX configuration register	0x00AC	R/W
PCR_SDIO_SLAVE_CONF_REG	SDIO_SLAVE configuration register	0x00B0	R/W
PCR_GDMA_CONF_REG	GDMA configuration register	0x00BC	R/W
PCR_SPI2_CONF_REG	SPI2 configuration register	0x00C0	R/W
PCR_SPI2_CLKM_CONF_REG	SPI2_CLKM configuration register	0x00C4	R/W
PCR_AES_CONF_REG	AES configuration register	0x00C8	R/W
PCR_SHA_CONF_REG	SHA configuration register	0x00CC	R/W
PCR_RSA_CONF_REG	RSA configuration register	0x00D0	R/W
PCR_RSA_PD_CTRL_REG	RSA power control register	0x00D4	R/W
PCR_ECC_CONF_REG	ECC configuration register	0x00D8	R/W
PCR_ECC_PD_CTRL_REG	ECC power control register	0x00DC	R/W
PCR_DS_CONF_REG	DS configuration register	0x00E0	R/W
PCR_HMAC_CONF_REG	HMAC configuration register	0x00E4	R/W
PCR_IOMUX_CONF_REG	IOMUX configuration register	0x00E8	R/W
PCR_IOMUX_CLK_CONF_REG	IOMUX_CLK configuration register	0x00EC	R/W
PCR_MEM_MONITOR_CONF_REG	MEM_MONITOR configuration register	0x00F0	R/W
PCR_TRACE_CONF_REG	TRACE configuration register	0x00FC	R/W
PCR_ASSIST_CONF_REG	ASSIST configuration register	0x0100	R/W
PCR_CACHE_CONF_REG	CACHE configuration register	0x0104	R/W
PCR_MODEM_APB_CONF_REG	MODEM_APB configuration register	0x0108	R/W
PCR_TIMEOUT_CONF_REG	TIMEOUT configuration register	0x010C	R/W
PCR_SYSCLK_CONF_REG	SYSCLK configuration register	0x0110	varies
PCR_CPU_WAITI_CONF_REG	CPU_WAITI configuration register	0x0114	R/W
PCR_CPU_FREQ_CONF_REG	CPU_FREQ configuration register	0x0118	R/W
PCR_AHB_FREQ_CONF_REG	AHB_FREQ configuration register	0x011C	R/W
PCR_APB_FREQ_CONF_REG	APB_FREQ configuration register	0x0120	R/W
PCR_PLL_DIV_CLK_EN_REG	SPLL DIV clock-gating configuration register	0x0128	R/W
PCR_CTRL_32K_CONF_REG	32KHz clock configuration register	0x0134	R/W
PCR_SRAM_POWER_CONF_REG	HP SRAM/ROM configuration register	0x0138	R/W

Name	Description	Address	Access
PCR_RESET_EVENT_BYPASS_REG	Reset event bypass backdoor configuration register	0x0FF0	R/W
<b>Frequency Statistics Register</b>			
PCR_SYCLK_FREQ_QUERY_0_REG	SYCLK frequency query register 0	0x0124	HRO
<b>Version Register</b>			
PCR_DATE_REG	Version control register	0x0FFC	R/W

## 7.4.2 LP System Clock Registers

The addresses of the last two registers in this section are relative to the Low-power Always-on Register (LP\_AON) base address. The other addresses in this section are relative to the Low-power Clock/Reset Register (LP\_CLKRST) base address. For base address, please refer to Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Configuration Registers</b>			
LP_CLKRST_LP_CLK_CONF_REG	Configures the root clk of LP system	0x0000	R/W
LP_CLKRST_LP_CLK_PO_EN_REG	Configures the clk gate to pad	0x0004	R/W
LP_CLKRST_LP_CLK_EN_REG	Configure LP root clk source gate	0x0008	R/W
LP_CLKRST_LP_RST_EN_REG	Configures the peri of LP system software reset	0x000C	R/W
LP_CLKRST_RESET_CAUSE_REG	Represents the reset casue	0x0010	varies
LP_CLKRST_CPU_RESET_REG	Configures CPU reset	0x0014	R/W
LP_CLKRST_FOSC_CNTL_REG	Configures the RC_FAST_CLK frequency	0x0018	R/W
LP_CLKRST_RC32K_CNTL_REG	Configures the RC32K_CLK frequency	0x001C	R/W
LP_CLKRST_CLK_TO_HP_REG	Configures the clk gate of LP clk to HP system	0x0020	R/W
LP_CLKRST_LPMEM_FORCE_REG	Configures the LP_MEM clk gate force parameter	0x0024	R/W
LP_CLKRST_LPPERI_REG	Configures the LP peri clk	0x0028	R/W
LP_CLKRST_XTAL32K_REG	Configures the XTAL32K parameter	0x002C	R/W
LP_CLKRST_DATE_REG	Version control register	0x03FC	R/W
LP_AON_SYS_CFG_REG	Software system reset	0x0034	WT
LP_AON_CPUCORE0_CFG_REG	Software CPU reset	0x0038	WT


## 7.5 Registers

### 7.5.1 PCR Registers

The addresses in this section are relative to the Power/Clock/Reset (PCR) Register base address provided in Table 4-2 in Chapter 4 *System and Memory*.



**Register 7.1. PCR\_UART0\_CONF\_REG (0x0000)**



**PCR\_UART0\_CLK\_EN** Configures whether or not to enable UART0 APB clock.

0: Not enable

1: Enable

(R/W)

**PCR\_UART0\_RST\_EN** Configures whether or not to reset UART0 module.

0: Reset

1: Not reset

(R/W)

## Register 7.2. PCR\_UART0\_SCLK\_CONF\_REG (0x0004)

(reserved)										PCR_UART0_SCLK_EN			PCR_UART0_SCLK_SEL			PCR_UART0_SCLK_DIV_NUM			PCR_UART0_SCLK_DIV_B		PCR_UART0_SCLK_DIV_A				
31								23	22	21	20	19				12	11			6	5				0
0 0 0 0 0 0 0 0 0 0										1 3			0			0		0			Reset				

**PCR\_UART0\_SCLK\_DIV\_A** Configures the denominator of the frequency divider factor for UART0 function clock.  
(R/W)

**PCR\_UART0\_SCLK\_DIV\_B** Configures the numerator of the frequency divider factor for UART0 function clock.  
(R/W)

**PCR\_UART0\_SCLK\_DIV\_NUM** Configures the integral part of the frequency divider factor for UART0 function clock.  
(R/W)

**PCR\_UART0\_SCLK\_SEL** Configures to select clock source.

- 0: Not select any clock
- 1: Select PLL\_F80M\_CLK
- 2: Select RC\_FAST\_CLK
- 3: Select XTAL\_CLK

(R/W)

**PCR\_UART0\_SCLK\_EN** Configures whether or not to enable UART0 function clock.

- 0: Not enable
- 1: Enable

(R/W)



## Register 7.5. PCR\_UART1\_SCLK\_CONF\_REG (0x0010)

(reserved)										PCR_UART1_SCLK_EN			PCR_UART1_SCLK_SEL			PCR_UART1_SCLK_DIV_NUM			PCR_UART1_SCLK_DIV_B		PCR_UART1_SCLK_DIV_A			
31							23	22	21	20	19				12	11			6	5				0
0 0 0 0 0 0 0 0 0 0										1	3		0			0		0			Reset			

**PCR\_UART1\_SCLK\_DIV\_A** Configures the denominator of the frequency divider factor for UART1 function clock.  
(R/W)

**PCR\_UART1\_SCLK\_DIV\_B** Configures the numerator of the frequency divider factor for UART1 function clock.  
(R/W)

**PCR\_UART1\_SCLK\_DIV\_NUM** Configures the integral part of the frequency divider factor for UART1 function clock.  
(R/W)

**PCR\_UART1\_SCLK\_SEL** Configures to select clock source.

- 0: Not select any clock
- 1: Select PLL\_F80M\_CLK
- 2: Select RC\_FAST\_CLK
- 3: Select XTAL\_CLK

(R/W)

**PCR\_UART1\_SCLK\_EN** Configures whether or not to enable UART1 function clock.

- 0: Not enable
- 1: Enable

(R/W)

## Register 7.6. PCR\_UART1\_PD\_CTRL\_REG (0x0014)

(reserved)																												PCR_UART1_MEM_FORCE_PD PCR_UART1_MEM_FORCE_PU (reserved)			
31																											3	2	1	0	
0 0																												0	1	0	Reset

**PCR\_UART1\_MEM\_FORCE\_PU** Configures whether or not to force power up UART1 memory.

0: Not force power up UART1 memory

1: Force power up UART1 memory

(R/W)

**PCR\_UART1\_MEM\_FORCE\_PD** Configures whether or not to force power down UART1 memory.

0: Not force power down UART1 memory

1: Force power down UART1 memory

(R/W)

## Register 7.7. PCR\_MSPI\_CONF\_REG (0x0018)

(reserved)																												PCR_MSPI_PLL_CLK_EN PCR_MSPI_RST_EN PCR_MSPI_CLK_EN			
31																											3	2	1	0	
0 0																												1	0	1	Reset

**PCR\_MSPI\_CLK\_EN** Configures whether or not to enable MSPI clock, including MSPI PLL clock.

0: Not enable

1: Enable

(R/W)

**PCR\_MSPI\_RST\_EN** Configures whether or not to reset MSPI module.

0: Reset

1: Not reset

(R/W)

**PCR\_MSPI\_PLL\_CLK\_EN** Configures whether or not to enable MSPI PLL clock.

0: Not enable

1: Enable

(R/W)



## Register 7.10. PCR\_I2C\_SCLK\_CONF\_REG (0x0024)

(reserved)										PCR_I2C_SCLK_EN (reserved)			PCR_I2C_SCLK_SEL				PCR_I2C_SCLK_DIV_NUM				PCR_I2C_SCLK_DIV_B		PCR_I2C_SCLK_DIV_A				
31										23	22	21	20	19				12	11			6	5				0
0	0	0	0	0	0	0	0	0	0	1	0	0	0				0		0			0	0	0			Reset

**PCR\_I2C\_SCLK\_DIV\_A** Configures the denominator of the frequency divider factor for I2C function clock.  
(R/W)

**PCR\_I2C\_SCLK\_DIV\_B** Configures the numerator of the frequency divider factor for I2C function clock.  
(R/W)

**PCR\_I2C\_SCLK\_DIV\_NUM** Configures the integral part of the frequency divider factor for I2C function clock.  
(R/W)

**PCR\_I2C\_SCLK\_SEL** Configures to select clock source.

0 (default): Select XTAL\_CLK

1: Select RC\_FAST\_CLK

(R/W)


**PCR\_I2C\_SCLK\_EN** Configures whether or not to enable I2C function clock.

0: Not enable

1: Enable

(R/W)

**Register 7.11. PCR\_UHCI\_CONF\_REG (0x0028)**




**PCR\_UHCI\_CLK\_EN** Configures whether or not to enable UHCI clock.

- 0: Not enable
  - 1: Enable
- (R/W)

**PCR\_UHCI\_RST\_EN** Configures whether or not to reset UHCI module.

- 0: Reset
  - 1: Not reset
- (R/W)

**Register 7.12. PCR\_RMT\_CONF\_REG (0x002C)**



**PCR\_RMT\_CLK\_EN** Configures whether or not to enable RMT APB clock.

- 0: Enable
  - 1: Not enable
- (R/W)

**PCR\_RMT\_RST\_EN** Configures whether or not to reset RMT module.

- 0: Reset
  - 1: Not reset
- (R/W)



Register 7.13. PCR\_RMT\_SCLK\_CONF\_REG (0x0030)

(reserved)										PCR_RMT_SCLK_EN		PCR_RMT_SCLK_SEL		PCR_RMT_SCLK_DIV_NUM		PCR_RMT_SCLK_DIV_B		PCR_RMT_SCLK_DIV_A																	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
0	0	0	0	0	0	0	0	0	0	1	1			1						0						0						0			

Reset

**PCR\_RMT\_SCLK\_DIV\_A** Configures the denominator of the frequency divider factor for RMT function clock.

(R/W)

**PCR\_RMT\_SCLK\_DIV\_B** Configures the numerator of the frequency divider factor for RMT function clock.

(R/W)

**PCR\_RMT\_SCLK\_DIV\_NUM** Configures the integral part of the frequency divider factor for RMT function clock.

(R/W)

**PCR\_RMT\_SCLK\_SEL** Configures to select clock source.

0: Not select any clock

1 (default): Select PLL\_F80M\_CLK

2: Select RC\_FAST\_CLK

3: Select XTAL\_CLK

(R/W)

**PCR\_RMT\_SCLK\_EN** Configures whether or not to enable RMT function clock.


0: Not enable

1: Enable

(R/W)




**Register 7.16. PCR\_TIMERGROUP0\_CONF\_REG (0x003C)**



**PCR\_TG0\_CLK\_EN** Configures whether or not to enable TIMER\_GROUP0 APB clock.  
 0: Not enable  
 1: Enable  
 (R/W)

**PCR\_TG0\_RST\_EN** Configures whether or not to reset TIMER\_GROUP0 module.  
 0: Reset  
 1: Not reset  
 (R/W)

**Register 7.17. PCR\_TIMERGROUP0\_TIMER\_CLK\_CONF\_REG (0x0040)**



**PCR\_TG0\_TIMER\_CLK\_SEL** Configures to select clock source.  
 0 (default): Select XTAL\_CLK  
 1: Select PLL\_F80M\_CLK  
 2: Select RC\_FAST\_CLK  
 3: Reserved  
 (R/W)

**PCR\_TG0\_TIMER\_CLK\_EN** Configures whether or not to enable TIMER\_GROUP0 timer clock.  
 0: Not enable  
 1: Enable  
 (R/W)



**Register 7.20. PCR\_TIMERGROUP1\_TIMER\_CLK\_CONF\_REG (0x004C)**

(reserved)										PCR_TG1_TIMER_CLK_EN										PCR_TG1_TIMER_CLK_SEL										(reserved)										
31									23	22	21	20	19																	0										
0 0 0 0 0 0 0 0 0 0										1										0										0 0										Reset

**PCR\_TG1\_TIMER\_CLK\_SEL** Configures to select clock source.

0 (default): Select XTAL\_CLK

1: Select PLL\_F80M\_CLK

2: Select RC\_FAST\_CLK

3: Reserved

(R/W)

**PCR\_TG1\_TIMER\_CLK\_EN** Configures whether or not to enable TIMER\_GROUP1 timer clock.

0: Not enable

1: Enable

(R/W)

**Register 7.21. PCR\_TIMERGROUP1\_WDT\_CLK\_CONF\_REG (0x0050)**

(reserved)										PCR_TG1_WDT_CLK_EN										PCR_TG1_WDT_CLK_SEL										(reserved)										
31									23	22	21	20	19																	0										
0 0 0 0 0 0 0 0 0 0										1										0										0 0										Reset

**PCR\_TG1\_WDT\_CLK\_SEL** Configures to select clock source.

0 (default): Select XTAL\_CLK

1: Select PLL\_F80M\_CLK

2: Select RC\_FAST\_CLK

3: Reserved

(R/W)

**PCR\_TG1\_WDT\_CLK\_EN** Configures whether or not to enable TIMER\_GROUP1 WDT clock.

0: Not enable

1: Enable

(R/W)









## Register 7.28. PCR\_I2S\_CONF\_REG (0x006C)

(reserved)																												PCR_I2S_RST_EN		PCR_I2S_CLK_EN	
31																											2	1	0		
0 0																												0	1	0	

Reset

**PCR\_I2S\_CLK\_EN** Configures whether or not to enable I2S APB clock.

0: Not enable

1: Enable

(R/W)

**PCR\_I2S\_RST\_EN** Configures whether or not to reset I2S module.

0: Reset

1: Not reset

(R/W)

## Register 7.29. PCR\_I2S\_TX\_CLKM\_CONF\_REG (0x0070)

(reserved)										PCR_I2S_TX_CLKM_EN		PCR_I2S_TX_CLKM_SEL		PCR_I2S_TX_CLKM_DIV_NUM				(reserved)										
31											23	22	21	20	19					12	11							0
0 0 0 0 0 0 0 0 0 0										1	0	2				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0						0						

Reset

**PCR\_I2S\_TX\_CLKM\_DIV\_NUM** Configures the integral part of I2S TX clock divider.

(R/W)

**PCR\_I2S\_TX\_CLKM\_SEL** Configures to select I2S TX module source clock.

0: Select XTAL\_CLK

1: Select PLL\_F240M\_CLK

2: Select PLL\_F160M\_CLK

3: Select I2S\_MCLK\_in

(R/W)

**PCR\_I2S\_TX\_CLKM\_EN** Configures whether or not to enable I2S TX function clock.

0: Not enable

1: Enable

(R/W)

Register 7.30. PCR\_I2S\_TX\_CLKM\_DIV\_CONF\_REG (0x0074)

(reserved)				PCR_I2S_TX_CLKM_DIV_YN1				PCR_I2S_TX_CLKM_DIV_X				PCR_I2S_TX_CLKM_DIV_Y				PCR_I2S_TX_CLKM_DIV_Z			
31	28	27	26	18	17	9	8	0											
0	0	0	0	0					1					0					

Reset

**PCR\_I2S\_TX\_CLKM\_DIV\_Z** For  $b \leq a/2$ , the value of I2S\_TX\_CLKM\_DIV\_Z is  $b$ . For  $b > a/2$ , the value of I2S\_TX\_CLKM\_DIV\_Z is  $(a - b)$ .

(R/W)

**PCR\_I2S\_TX\_CLKM\_DIV\_Y** For  $b \leq a/2$ , the value of I2S\_TX\_CLKM\_DIV\_Y is  $(a\%b)$ . For  $b > a/2$ , the value of I2S\_TX\_CLKM\_DIV\_Y is  $(a\%(a - b))$ .

(R/W)

**PCR\_I2S\_TX\_CLKM\_DIV\_X** For  $b \leq a/2$ , the value of I2S\_TX\_CLKM\_DIV\_X is  $\text{floor}(a/b) - 1$ . For  $b > a/2$ , the value of I2S\_TX\_CLKM\_DIV\_X is  $\text{floor}(a/(a - b)) - 1$ .

(R/W)

**PCR\_I2S\_TX\_CLKM\_DIV\_YN1** For  $b \leq a/2$ , the value of I2S\_TX\_CLKM\_DIV\_YN1 is 0. For  $b > a/2$ , the value of I2S\_TX\_CLKM\_DIV\_YN1 is 1.

(R/W)

**Note:**

“a” and “b” represent the denominator and the numerator of fractional divider, respectively. For more information, see Section 28.6 in Chapter *I2S Controller (I2S)*.

Register 7.31. PCR\_I2S\_RX\_CLKM\_CONF\_REG (0x0078)

(reserved)								PCR_I2S_MCLK_SEL PCR_I2S_RX_CLKM_SEL PCR_I2S_RX_CLKM_EN				PCR_I2S_RX_CLKM_DIV_NUM				(reserved)												
31								24	23	22	21	20	19					12	11									0
0 0 0 0 0 0 0 0								0	1	0	2				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0								0	Reset				

**PCR\_I2S\_RX\_CLKM\_DIV\_NUM** Configures the integral part of I2S clock divider value.  
(R/W)

**PCR\_I2S\_RX\_CLKM\_SEL** Configures to select I2S RX module source clock.

- 0: Not select any clock
- 1: Select PLL\_F240M\_CLK
- 2: Select PLL\_F160M\_CLK
- 3: Select I2S\_MCLK\_in

(R/W)

**PCR\_I2S\_RX\_CLKM\_EN** Configures whether or not to enable I2S RX function clock.

- 0: Not enable
- 1: Enable

(R/W)

**PCR\_I2S\_MCLK\_SEL** Configures to select master clock.

- 0 (default): Select I2S\_RX\_CLK
- 1: Select I2S\_TX\_CLK

(R/W)

Register 7.32. PCR\_I2S\_RX\_CLKM\_DIV\_CONF\_REG (0x007C)

(reserved)				PCR_I2S_RX_CLKM_DIV_YN1				PCR_I2S_RX_CLKM_DIV_X				PCR_I2S_RX_CLKM_DIV_Y				PCR_I2S_RX_CLKM_DIV_Z			
31	28	27	26	18	17	9	8	0											
0	0	0	0	0					1					0					

Reset

**PCR\_I2S\_RX\_CLKM\_DIV\_Z** For  $b \leq a/2$ , the value of I2S\_RX\_CLKM\_DIV\_Z is  $b$ . For  $b > a/2$ , the value of I2S\_RX\_CLKM\_DIV\_Z is  $(a - b)$ .

(R/W)

**PCR\_I2S\_RX\_CLKM\_DIV\_Y** For  $b \leq a/2$ , the value of I2S\_RX\_CLKM\_DIV\_Y is  $(a\%b)$ . For  $b > a/2$ , the value of I2S\_RX\_CLKM\_DIV\_Y is  $(a\%(a - b))$ .

(R/W)

**PCR\_I2S\_RX\_CLKM\_DIV\_X** For  $b \leq a/2$ , the value of I2S\_RX\_CLKM\_DIV\_X is  $\text{floor}(a/b) - 1$ . For  $b > a/2$ , the value of I2S\_RX\_CLKM\_DIV\_X is  $\text{floor}(a/(a-b)) - 1$ .

(R/W)

**PCR\_I2S\_RX\_CLKM\_DIV\_YN1** For  $b \leq a/2$ , the value of I2S\_RX\_CLKM\_DIV\_YN1 is 0. For  $b > a/2$ , the value of I2S\_RX\_CLKM\_DIV\_YN1 is 1.

(R/W)

**Note:**

“a” and “b” represent the denominator and the numerator of fractional divider, respectively. For more information, see Section 28.6.



## Register 7.34. PCR\_SARADC\_CLKM\_CONF\_REG (0x0084)

(reserved)										PCR_SARADC_CLKM_EN			PCR_SARADC_CLKM_SEL				PCR_SARADC_CLKM_DIV_NUM				PCR_SARADC_CLKM_DIV_B		PCR_SARADC_CLKM_DIV_A					
31									23	22	21	20	19					12	11			6	5					0
0 0 0 0 0 0 0 0 0 0										1	0	4				0		0				Reset						

**PCR\_SARADC\_CLKM\_DIV\_A** Configures the denominator of the frequency divider factor for SAR ADC function clock.

(R/W)

**PCR\_SARADC\_CLKM\_DIV\_B** Configures the numerator of the frequency divider factor for SAR ADC function clock.

(R/W)

**PCR\_SARADC\_CLKM\_DIV\_NUM** Configures the integral part of the frequency divider factor for SAR ADC function clock.

(R/W)

**PCR\_SARADC\_CLKM\_SEL** Configures to select clock source.

0 (default): Select XTAL\_CLK

1: Select PLL\_F80M\_CLK

2: Select RC\_FAST\_CLK

3: Reserved

(R/W)

**PCR\_SARADC\_CLKM\_EN** Configures whether or not to enable SAR ADC function clock.

0: Not enable

1: Enable

(R/W)

**Register 7.35. PCR\_TSENS\_CLK\_CONF\_REG (0x0088)**

(reserved)										PCR_TSENS_RST_EN PCR_TSENS_CLK_EN (reserved) PCR_TSENS_CLK_SEL										(reserved)									
31								24	23	22	21	20											0						
0							0	1	0	0	0										0								

Reset

**PCR\_TSENS\_CLK\_SEL** Configures to select clock source.

0 (default): Select RC\_FAST\_CLK

1: Select XTAL\_CLK

(R/W)

**PCR\_TSENS\_CLK\_EN** Configures whether or not to enable TSENS clock.

0: Not enable

1: Enable

(R/W)

**PCR\_TSENS\_RST\_EN** Configures whether or not to reset TSENS module.

0: Reset

1: Not reset

(R/W)

**Register 7.36. PCR\_USB\_SERIAL\_JTAG\_CONF\_REG (0x008C)**

(reserved)																				PCR_USB_SERIAL_JTAG_RST_EN PCR_USB_SERIAL_JTAG_CLK_EN	
31																			2	1	0
0																		0	1	0	

Reset

**PCR\_USB\_SERIAL\_JTAG\_CLK\_EN** Configures whether or not to enable USB\_SERIAL\_JTAG clock.

0: Not enable

1: Enable

(R/W)

**PCR\_USB\_SERIAL\_JTAG\_RST\_EN** Configures whether or not to reset USB\_SERIAL\_JTAG module.

0: Reset

1: Not reset

(R/W)







**Register 7.41. PCR\_PWM\_CLK\_CONF\_REG (0x00A0)**

(reserved)										PCR_PWM_CLKM_EN PCR_PWM_CLKM_SEL				PCR_PWM_DIV_NUM				(reserved)										
31									23	22	21	20	19					12	11									0
0 0 0 0 0 0 0 0 0 0										1	0	4				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0								0				

**PCR\_PWM\_DIV\_NUM** Configures the integral part of the frequency divider factor for PWM function clock.  
(R/W)

**PCR\_PWM\_CLKM\_SEL** Configures to select clock source.  
0 (default): Not select any clock  
1: Select PLL\_F160M\_CLK  
2: Select XTAL\_CLK  
3: Select RC\_FAST\_CLK  
(R/W)

**PCR\_PWM\_CLKM\_EN** Configures whether or not to activate PWM\_CLKM.  
0: Not activate  
1: Activate  
(R/W)

**Register 7.42. PCR\_PARL\_IO\_CONF\_REG (0x00A4)**

(reserved)																												PCR_PARL_RST_EN PCR_PARL_CLK_EN		
31																											2	1	0	
0 0																												0	1	0

**PCR\_PARL\_CLK\_EN** Configures whether or not to enable PARL APB clock.  
0: Not enable  
1: Enable  
(R/W)

**PCR\_PARL\_RST\_EN** Configures whether or not to reset PARL APB register.  
0: Reset  
1: Not reset  
(R/W)

## Register 7.43. PCR\_PARL\_CLK\_RX\_CONF\_REG (0x00A8)

(reserved)										PCR_PARL_RX_RST_EN			PCR_PARL_CLK_RX_EN			PCR_PARL_CLK_RX_SEL			PCR_PARL_CLK_RX_DIV_NUM																
31																			20	19	18	17	16	15											0
0										0										0			0							Reset					

**PCR\_PARL\_CLK\_RX\_DIV\_NUM** Configures the integral part of the frequency divider factor for PARL RX clock.

(R/W)

**PCR\_PARL\_CLK\_RX\_SEL** Configures to select clock source.

0 (default): Select XTAL

1: Select PLL\_F240M\_CLK

2: Select RC\_FAST\_CLK

3: Use the clock from chip pin

(R/W)

**PCR\_PARL\_CLK\_RX\_EN** Configures whether or not to enable PARL RX clock.

0: Not enable

1: Enable

(R/W)

**PCR\_PARL\_RX\_RST\_EN** Configures whether or not to reset PARL RX module.

0: Reset

1: Not reset

(R/W)

## Register 7.44. PCR\_PARL\_CLK\_TX\_CONF\_REG (0x00AC)

(reserved)										PCR_PARL_TX_RST_EN			PCR_PARL_CLK_TX_EN			PCR_PARL_CLK_TX_SEL			PCR_PARL_CLK_TX_DIV_NUM													
31																			20	19	18	17	16	15								0
0										0										0			0							Reset		

**PCR\_PARL\_CLK\_TX\_DIV\_NUM** Configures the integral part of the frequency divider factor for PARL TX clock.

(R/W)

**PCR\_PARL\_CLK\_TX\_SEL** Configures to select clock source.

0 (default): Select XTAL

1: Select PLL\_F240M\_CLK

2: Select RC\_FAST\_CLK

3: Use the clock from chip pin

(R/W)

**PCR\_PARL\_CLK\_TX\_EN** Configures whether or not to enable PARL TX clock.

0: Not enable

1: Enable

(R/W)

**PCR\_PARL\_TX\_RST\_EN** Configures whether or not to reset PARL TX module.

0: Reset

1: Not reset

(R/W)







## Register 7.51. PCR\_RSA\_CONF\_REG (0x00D0)

(reserved)																												PCR_RSA_RST_EN		PCR_RSA_CLK_EN	
31																											2	1	0		
0 0																												0	1	0	Reset

**PCR\_RSA\_CLK\_EN** Configures whether or not to enable RSA clock.

0: Not enable

1: Enable

(R/W)

**PCR\_RSA\_RST\_EN** Configures whether or not to reset RSA module.

0: Reset

1: Not reset

(R/W)

## Register 7.52. PCR\_RSA\_PD\_CTRL\_REG (0x00D4)

(reserved)																												PCR_RSA_MEM_FORCE_PD		PCR_RSA_MEM_FORCE_PU		PCR_RSA_MEM_PD	
31																											3	2	1	0			
0 0																												0	1	0	Reset		

**PCR\_RSA\_MEM\_PD** Configures whether or not to power down RSA internal memory.

0: Not power down

1: Power down

(R/W)

**PCR\_RSA\_MEM\_FORCE\_PU** Configures whether or not to force power up RSA internal memory.

0: Not force power up

1: Force power up

(R/W)

**PCR\_RSA\_MEM\_FORCE\_PD** Configures whether or not to force power down RSA internal memory.

0: Not force power down

1: Force power down

(R/W)



## Register 7.53. PCR\_ECC\_CONF\_REG (0x00D8)

31	(reserved)																2	1	0	
0 0																	0	1	1	Reset

**PCR\_ECC\_CLK\_EN** Configures whether or not to enable ECC clock.

0: Not enable

1: Enable

(R/W)

**PCR\_ECC\_RST\_EN** Configures whether or not to reset ECC module.

0: Reset

1: Not reset

(R/W)

## Register 7.54. PCR\_ECC\_PD\_CTRL\_REG (0x00DC)

31	(reserved)																3	2	1	0	
0 0																	0	1	0	Reset	

**PCR\_ECC\_MEM\_PD** Configures whether or not to power down ECC internal memory.

0: Not power down

1: Power down

(R/W)

**PCR\_ECC\_MEM\_FORCE\_PU** Configures whether or not to force power up ECC internal memory.

0: Not force power up

1: Force power up

(R/W)


**PCR\_ECC\_MEM\_FORCE\_PD** Configures whether or not to force power down ECC internal memory.

0: Not force power down

1: Force power down

(R/W)


**Register 7.55. PCR\_DS\_CONF\_REG (0x00E0)**



**PCR\_DS\_CLK\_EN** Configures whether or not to enable DS clock.  
 0: Not enable  
 1: Enable  
 (R/W)

**PCR\_DS\_RST\_EN** Configures whether or not to reset DS module.  
 0: Reset  
 1: Not reset  
 (R/W)

**Register 7.56. PCR\_HMAC\_CONF\_REG (0x00E4)**



**PCR\_HMAC\_CLK\_EN** Configures whether or not to enable HMAC clock.  
 0: Not enable  
 1: Enable  
 (R/W)

**PCR\_HMAC\_RST\_EN** Configures whether or not to reset HMAC module.  
 0: Reset  
 1: Not reset  
 (R/W)









Register 7.65. PCR\_SYSCLK\_CONF\_REG (0x0110)

(reserved)		PCR_CLK_XTAL_FREQ		(reserved)				PCR_SOC_CLK_SEL		PCR_HS_DIV_NUM		PCR_LS_DIV_NUM		
31	30	24	23	18	17	16	15	8	7	0				
0		40		0	0	0	0	0	0	2	0		Reset	

**PCR\_LS\_DIV\_NUM** Represents HP\_ROOT\_CLK is derived from a low-speed clock source (such as XTAL/FOSC) divided by 1.  
(HRO)

**PCR\_HS\_DIV\_NUM** Represents HP\_ROOT\_CLK is derived from a high-speed clock source (such as SPLL) divided by 3.  
(HRO)

**PCR\_SOC\_CLK\_SEL** Configures to select clock source.  
 0: Select XTAL\_CLK  
 1: Select PLL\_CLK  
 2: Select RC\_FAST\_CLK  
 3: Reserved  
 (R/W)

**PCR\_CLK\_XTAL\_FREQ** Represents the frequency of XTAL.  
 Measurement unit: MHz  
 (RO)





**Register 7.67. PCR\_CPU\_FREQ\_CONF\_REG (0x0118)**

(reserved)																	PCR_CPU_HS_120M_FORCE			PCR_CPU_HS_DIV_NUM			PCR_CPU_LS_DIV_NUM			
31																	17	16	15				8	7		0
0																	0			0			0			Reset

**PCR\_CPU\_LS\_DIV\_NUM** Configures the divider of HP\_ROOT\_CLK to generate CPU\_CLK.

0 (default): The HP\_ROOT\_CLK is divided by 1 to generate CPU\_CLK

1: The HP\_ROOT\_CLK is divided by 2 to generate CPU\_CLK

3: The HP\_ROOT\_CLK is divided by 4 to generate CPU\_CLK

This field is only available when a low-speed clock source such as XTAL/FOSC is selected, and should be used together with PCR\_AHB\_LS\_DIV\_NUM.

(R/W)

**PCR\_CPU\_HS\_DIV\_NUM** Configures the divider of HP\_ROOT\_CLK to generate CPU\_CLK.

0 (default): The HP\_ROOT\_CLK is divided by 1 to generate CPU\_CLK

1: The HP\_ROOT\_CLK is divided by 2 to generate CPU\_CLK

3: The HP\_ROOT\_CLK is divided by 4 to generate CPU\_CLK

This field is only available when a high-speed clock source such as SPILL is selected, and should be used together with PCR\_AHB\_HS\_DIV\_NUM.

(R/W)

**PCR\_CPU\_HS\_120M\_FORCE** Configures whether or not to force CPU\_CLK at 120 MHz when PCR\_CPU\_HS\_DIV\_NUM is 0.

0: Not force CPU\_CLK at 120 MHz

1: Force CPU\_CLK at 120 MHz

This bit is only available when PCR\_CPU\_HS\_DIV\_NUM is 0 and CPU\_CLK is derived from SPILL.

(R/W)

**Register 7.68. PCR\_AHB\_FREQ\_CONF\_REG (0x011C)**

(reserved)																PCR_AHB_HS_DIV_NUM								PCR_AHB_LS_DIV_NUM									
31																16	15								8	7							0
0																3								0								Reset	

**PCR\_AHB\_LS\_DIV\_NUM** Configures the divider of HP\_ROOT\_CLK to generate AHB\_CLK.

0 (default): HP\_ROOT\_CLK is divided by 1 to generate AHB\_CLK

1: HP\_ROOT\_CLK is divided by 2 to generate AHB\_CLK

3: HP\_ROOT\_CLK is divided by 4 to generate AHB\_CLK

7: HP\_ROOT\_CLK is divided by 8 to generate AHB\_CLK

This field is only available when a low-speed clock source such as XTAL/FOSC is selected, and should be used together with PCR\_CPU\_LS\_DIV\_NUM.

(R/W)

**PCR\_AHB\_HS\_DIV\_NUM** Configure the divider of HP\_ROOT\_CLK to generate AHB\_CLK.

3 (default): HP\_ROOT\_CLK is divided by 4 to generate AHB\_CLK

7: HP\_ROOT\_CLK is divided by 8 to generate AHB\_CLK

15: HP\_ROOT\_CLK is divided by 16 to generate AHB\_CLK

This field is only available when a high-speed clock source such as SPILL is selected, and should be used together with PCR\_CPU\_HS\_DIV\_NUM.

(R/W)







## Register 7.72. PCR\_SRAM\_POWER\_CONF\_REG (0x0138)

(reserved)										PCR_ROM_CLKGATE_FORCE_ON			PCR_ROM_FORCE_PD			PCR_ROM_FORCE_PU			PCR_SRAM_CLKGATE_FORCE_ON			PCR_SRAM_FORCE_PD			PCR_SRAM_FORCE_PU				
31										21	20	18	17	15	14	12	11			8	7			4	3			0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
											0x0			0x0			0x7			0x0			0x0			0xf			Reset

**PCR\_SRAM\_FORCE\_PU** Configures whether or not to force power up SRAM.

0: Not force power up

1: Force power up

(R/W)

**PCR\_SRAM\_FORCE\_PD** Configures whether or not to force power down SRAM.

0: Not force power down

1: Force power down

(R/W)

**PCR\_SRAM\_CLKGATE\_FORCE\_ON** Configures whether or not to force open the clock and bypass the gate-clock when accessing the SRAM.

0: A gate-clock will be used when accessing the SRAM.

1: Force to open the clock and bypass the gate-clock when accessing the SRAM.

(R/W)

**PCR\_ROM\_FORCE\_PU** Configures whether or not to force power up ROM.

0: Not force power up

1: Force power up

(R/W)

**PCR\_ROM\_FORCE\_PD** Configures whether or not to force power down ROM.

0: Not force power down

1: Force power down

(R/W)

**PCR\_ROM\_CLKGATE\_FORCE\_ON** Configures whether or not to force open the clock and bypass the gate-clock when accessing the ROM.

0: A gate-clock will be used when accessing the ROM.

1: Force to open the clock and bypass the gate-clock when accessing the ROM.

(R/W)



## Register 7.75. PCR\_DATE\_REG (0x0FFC)

(reserved)				PCR_DATE																				0
31	28	27																					0	
0	0	0	0	0x2206150																				Reset

**PCR\_DATE** Version control register.  
(R/W)

## 7.5.2 LP Registers

The addresses of the last two registers in this section are relative to the Low-power Always-on Register (LP\_AON) base address. The other addresses in this section are relative to the Low-power Clock/Reset Register (LP\_CLKRST) base address. For base address, please refer to Table 4-2 in Chapter 4 *System and Memory*.

## Register 7.76. LP\_CLKRST\_LP\_CLK\_CONF\_REG (0x0000)

(reserved)																											LP_CLKRST_FAST_CLK_SEL				LP_CLKRST_SLOW_CLK_SEL				0
31																									3	2	1	0					0		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0x0	Reset				

**LP\_CLKRST\_SLOW\_CLK\_SEL** Configures the source of LP\_SLOW\_CLK.

- 0: RC\_SLOW\_CLK
  - 1: XTAL32K\_CLK
  - 2: RC32K\_CLK
  - 3: OSC\_SLOW\_CLK
- (R/W)

**LP\_CLKRST\_FAST\_CLK\_SEL** configures the source of LP\_FAST\_CLK.

- 0: RC\_FAST\_CLK
  - 1: XTAL\_D2\_CLK
- (R/W)



## Register 7.77. LP\_CLKRST\_LP\_CLK\_PO\_EN\_REG (0x0004)

(reserved)											LP_CLKRST_LPBUS_OEN LP_CLKRST_RING_OEN LP_CLKRST_FAST_OEN LP_CLKRST_SLOW_OEN LP_CLKRST_CORE_OEN LP_CLKRST_XTAL32K_OEN LP_CLKRST_OSC32K_OEN LP_CLKRST_FOSC_OEN LP_CLKRST_SOSC_OEN LP_CLKRST_AON_OEN LP_CLKRST_AON_FAST_OEN LP_CLKRST_AON_SLOW_OEN											
31											11	10	9	8	7	6	5	4	3	2	1	0
0											1											Reset

**LP\_CLKRST\_AON\_SLOW\_OEN** Configures the clock gate to pad of the LP\_DYN\_SLOW\_CLK.

0: Disable the clk pass clock gate

1: Enable the clk pass clock gate

(R/W)

**LP\_CLKRST\_AON\_FAST\_OEN** Configures the clock gate to pad of the LP\_DYN\_FAST\_CLK.

0: Disable the clk pass clock gate

1: Enable the clk pass clock gate

(R/W)

**LP\_CLKRST\_SOSC\_OEN** Configures the clock gate to pad of the OSC\_SLOW\_CLK.

0: Disable the clk pass clock gate

1: Enable the clk pass clock gate

(R/W)

**LP\_CLKRST\_FOSC\_OEN** Configures the clock gate to pad of the RC\_FAST\_CLK.

0: Disable the clk pass clock gate

1: Enable the clk pass clock gate

(R/W)

**LP\_CLKRST\_OSC32K\_OEN** Configures the clock gate to pad of the RC32K\_CLK.

0: Disable the clk pass clock gate

1: Enable the clk pass clock gate

(R/W)

**LP\_CLKRST\_XTAL32K\_OEN** Configures the clock gate to pad of the XTAL32K\_CLK.

0: Disable the clk pass clock gate

1: Enable the clk pass clock gate

(R/W)

Continued on the next page...









Register 7.83. LP\_CLKRST\_RC32K\_CNTL\_REG (0x001C)

<i>LP_CLKRST_RC32K_DFREQ</i>											<i>(reserved)</i>												
31											22	21											0
0xac											0 0											Reset	

**LP\_CLKRST\_RC32K\_DFREQ** Configures the RC32K\_CLK frequency, the clock frequency will increase with this field.

(R/W)

Register 7.84. LP\_CLKRST\_CLK\_TO\_HP\_REG (0x0020)

<i>LP_CLKRST_ICG_HP_FOSC</i>											<i>(reserved)</i>										
<i>LP_CLKRST_ICG_HP_OSC32K</i>											<i>(reserved)</i>										
<i>LP_CLKRST_ICG_HP_SOSC</i>											<i>(reserved)</i>										
<i>LP_CLKRST_ICG_HP_XTAL32K</i>											<i>(reserved)</i>										
31	30	29	28	27											0						
1	1	1	1	0	0 0										Reset						

**LP\_CLKRST\_ICG\_HP\_XTAL32K** Configures the clk gate of XTAL32K\_CLK to HP system

0: The clk could not pass to HP system

1: The clk could pass to HP system

(R/W)

**LP\_CLKRST\_ICG\_HP\_SOSC** Configures the clk gate of RC\_SLOW\_CLK to HP system

0: The clk could not pass to HP system

1: The clk could pass to HP system

(R/W)

**LP\_CLKRST\_ICG\_HP\_OSC32K** Configures the clk gate of RC32K\_CLK to HP system

0: The clk could not pass to HP system

1: The clk could pass to HP system

(R/W)

**LP\_CLKRST\_ICG\_HP\_FOSC** Configures the clk gate of RC\_FAST\_CLK to HP system

0: The clk could not pass to HP system

1: The clk could pass to HP system

(R/W)



## Register 7.87. LP\_CLKRST\_XTAL32K\_REG (0x002C)

<i>LP_CLKRST_DAC_XTAL32K</i>		<i>LP_CLKRST_DBUF_XTAL32K</i>		<i>LP_CLKRST_DGM_XTAL32K</i>		<i>LP_CLKRST_DRES_XTAL32K</i>		<i>(reserved)</i>																
31	29	28	27	25	24	22	21																	0
3	0	3	3	0 0												0	Reset							

**LP\_CLKRST\_DRES\_XTAL32K** Configures DRES.  
(R/W)

**LP\_CLKRST\_DGM\_XTAL32K** Configures DGM.  
(R/W)

**LP\_CLKRST\_DBUF\_XTAL32K** Configures DBUF.  
(R/W)

**LP\_CLKRST\_DAC\_XTAL32K** Configures DAC.  
(R/W)

## Register 7.88. LP\_CLKRST\_DATE\_REG (0x03FC)

<i>(reserved)</i>		<i>LP_CLKRST_CLKRST_DATE</i>																
31	30																	0
0	0x2206090																0	Reset

**LP\_CLKRST\_CLKRST\_DATE** Version control register.  
(R/W)





## 8 Chip Boot Control

### 8.1 Overview

Chip boot process and some chip functions are determined on power-on or hardware reset using strapping pins and eFuses. The following functionality can be determined:

- chip boot mode
- enable or disable of ROM messages printing to UART0
- source of JTAG signals
- SDIO input sampling edge and output driving edge

ESP32-C6 has five strapping pins:

- MTMS
- MTDI
- GPIO8
- GPIO9
- GPIO15

During power-on reset, and brownout reset (see Chapter 7 *Reset and Clock*), hardware captures samples and stores the voltage level of strapping pins as strapping bit of “0” or “1” in latches, and holds these bits until the chip is powered down or the next chip reset. Software can read the latch status (strapping value) from [GPIO\\_STRAPPING](#).

### 8.2 Functional Description

This section provides description of the chip functions and the patterns of the strapping pins and eFuse values to invoke each function.

**Notice:**

Only documented patterns should be used. If an undocumented pattern is used, it may trigger unexpected behaviors.

#### 8.2.1 Default Configuration

By default, GPIO9 is connected to the chip’s internal pull-up resistor. If GPIO9 is not connected or is connected to an external high-impedance circuit, the internal weak pull-up determines the default input level of this strapping pin (see Table 8-1).

**Table 8-1. Default Configuration of Strapping Pins**

Strapping Pin	Default Configuration
MTMS	Floating
MTDI	Floating
GPIO8	Floating
GPIO9	Pull-up
GPIO15	Floating

To change the strapping bit values, users can apply external pull-down/pull-up resistors, or use host MCU GPIOs to control the voltage level of these pins when powering on ESP32-C6. After the reset is released, the strapping pins work as normal-function pins.

## 8.2.2 Boot Mode Control

The values of GPIO8 and GPIO9 at reset determine the boot mode after the reset is released. Table 8-2 shows the strapping pin values of GPIO8 and GPIO9, and the associated boot modes.

**Table 8-2. Boot Mode Control**

Boot Mode	GPIO8	GPIO9
SPI Boot	x	1
Download Boot	1	0


\* x: this value is ignored.

In SPI Boot mode, the ROM bootloader loads and executes the program from SPI flash to boot the system. SPI Boot mode can be further classified as follows:

- Normal Flash Boot: supports Secure Boot. The ROM bootloader loads the program from flash into SRAM and executes it. In most practical scenarios, this program is the 2nd stage bootloader, which later boots the target application.
- Direct Boot: does not support Secure Boot and programs run directly from flash. To enable this mode, make sure that the first two words of the bin file downloaded to flash are 0xaedb041d. For more detailed process, see Figure 8-1.

In Download Boot mode, users can download code into flash using UART0 or USB interface. It is also possible to load a program into SRAM and execute it from SRAM.

Figure 8-1 shows the detailed boot flow of the chip.



**\*Note:** The strapping values "x1" and "10" are the combination of GPIO8 and GPIO9 pins, see Table 8-2.

**Figure 8-1. Chip Boot Flow**

The following eFuses allows controlling boot mode behaviors:

- [EFUSE\\_DIS\\_FORCE\\_DOWNLOAD](#)

If this eFuse is 0 (default), software can force switch the chip from SPI Boot mode to Download Boot mode by setting register [LP\\_AON\\_FORCE\\_DOWNLOAD\\_BOOT](#) and triggering a CPU reset. If this eFuse is 1, [LP\\_AON\\_FORCE\\_DOWNLOAD\\_BOOT](#) is disabled.

- [EFUSE\\_DIS\\_DOWNLOAD\\_MODE](#)

If this eFuse is 1, Download Boot mode is permanently disabled.

- [EFUSE\\_ENABLE\\_SECURITY\\_DOWNLOAD](#)

If this eFuse is 1, Download Boot mode only allows reading, writing, and erasing plaintext flash and does not support any SRAM or register operations. Ignore this eFuse if Download Boot mode is disabled.

USB Serial/JTAG Controller can also force switch the chip to Download Boot mode from SPI Boot mode, and vice versa. For detailed information, please refer to Chapter 30 [USB Serial/JTAG Controller \(USB\\_SERIAL\\_JTAG\)](#).

### 8.2.3 ROM Messages Printing Control

GPIO8 controls ROM messages printing during the early SPI Boot process. This GPIO is used together with [EFUSE\\_UART\\_PRINT\\_CONTROL](#).

**Table 8-3. ROM Message Printing Control**

eFuse <sup>1</sup>	GPIO8	ROM Code Printing
0	x	ROM messages are always printed to UART0 during boot.
1	0	Print is enabled during boot.
	1	Print is disabled during boot.
2	0	Print is disabled during boot.
	1	Print is enabled during boot.
3	x	Print is always disabled during boot.

<sup>1</sup> eFuse: [EFUSE\\_UART\\_PRINT\\_CONTROL](#)

ROM message is printed to UART0 and USB Serial/JTAG Controller by default during power-on. You can disable the printing to USB Serial/JTAG Controller by setting the eFuse bit [EFUSE\\_DIS\\_USB\\_SERIAL\\_JTAG\\_ROM\\_PRINT](#).

Note that if [EFUSE\\_DIS\\_USB\\_SERIAL\\_JTAG\\_ROM\\_PRINT](#) is set to 0 to print to USB, but USB Serial/JTAG Controller has been disabled, then ROM messages will not be printed to USB Serial/JTAG Controller.

### 8.2.4 JTAG Signal Source Control

GPIO15 controls the source of JTAG signals during the early boot process. This GPIO is used together with [EFUSE\\_DIS\\_PAD\\_JTAG](#), [EFUSE\\_DIS\\_USB\\_JTAG](#), and [EFUSE\\_JTAG\\_SEL\\_ENABLE](#). See Table 8-4.

**Table 8-4. JTAG Signal Source Control**

eFuse 1 <sup>a</sup>	eFuse 2 <sup>b</sup>	eFuse 3 <sup>c</sup>	GPIO15	Signal Source
0	0	0	x	JTAG signals come from USB Serial/JTAG Controller.
		1	0	JTAG signals come from corresponding pins <sup>d</sup>
				1
0	1	x	x	JTAG signals come from corresponding pins <sup>d</sup>
1	0	x	x	JTAG signals come from USB Serial/JTAG Controller.
1	1	x	x	JTAG is disabled.

<sup>a</sup> eFuse 1: [EFUSE\\_DIS\\_PAD\\_JTAG](#)

<sup>b</sup> eFuse 2: [EFUSE\\_DIS\\_USB\\_JTAG](#)

<sup>c</sup> eFuse 3: [EFUSE\\_JTAG\\_SEL\\_ENABLE](#)

<sup>d</sup> JTAG pins: MTDI, MTCK, MTMS, and MTDO

## 8.2.5 SDIO Sampling Input Edge and Output Driving Edge Control

The strapping pin MTMS and MTDI can be used to control the input sampling edge and the output driving edge. See [Table 8-5 SDIO Input Sampling Edge/Output Driving Edge Control](#). For more information about SDIO sampling control, see [Chapter 32 SDIO 2.0 Slave Controller \(SDIO\)](#).

**Table 8-5. SDIO Input Sampling Edge/Output Driving Edge Control**

MTMS	MTDI	Edge behavior
0	0	Falling edge sampling, falling edge output
0	1	Falling edge sampling, rising edge output
1	0	Rising edge sampling, falling edge output
1	1	Rising edge sampling, rising edge output

## 9 Interrupt Matrix (INTMTX)

### 9.1 Overview

The interrupt matrix embedded in ESP32-C6 independently routes peripheral interrupt sources to the ESP-RISC-V CPU's peripheral interrupts to timely inform CPU to process the coming interrupts.

The ESP32-C6 has 77 peripheral interrupt sources that can be routed to any of the 28 CPU interrupts using the interrupt matrix.

**Note:**


This chapter focuses on how to map peripheral interrupt sources to CPU interrupts. For more details about interrupt configuration, vector, and interrupt handling operations recommended by the ISA, please refer to Chapter 1 [High-Performance CPU](#).

### 9.2 Features

The interrupt matrix embedded in ESP32-C6 has the following features:

- 77 peripheral interrupt sources accepted as input
- 31 CPU peripheral interrupts generated to CPU as output
- Current interrupt status query of peripheral interrupt sources
- Multiple interrupt sources mapping to a single CPU interrupt (i.e., shared interrupts)

Figure 9-1 shows the structure of the interrupt matrix.



**Figure 9-1. Interrupt Matrix Structure**

## 9.3 Functional Description

### 9.3.1 Peripheral Interrupt Sources

The ESP32-C6 has 77 peripheral interrupt sources in total. Table 9-1 lists all these sources and their mapping/status registers.

- Column “No.”: Peripheral interrupt source number, can be 0 ~ 76.
- Column “Chapter”: in which chapter the interrupt source is described in detail.
- Column “Interrupt Source”: Name of the peripheral interrupt source.
- Column “Interrupt Source Mapping Register”: Registers used for routing the peripheral interrupt sources to CPU peripheral interrupts.
- Column “Interrupt Status Register”: Registers used for indicating the interrupt status of peripheral interrupt sources.
  - Column “Interrupt Status Register - Bit”: Bit position in status register, indicating the interrupt status.
  - Column “Interrupt Status Register - Name”: Name of status registers.



Table 9-1. CPU Peripheral Interrupt Source Mapping/Status Registers and Peripheral Interrupt Sources

No.	Chapter	Interrupt Source	Interrupt Source Mapping Register	Bit	Interrupt Status Register
					Name
0	n/a	reserved	reserved	0	INTMTX_CORE0_INT_STATUS_0_REG
1	n/a	reserved	reserved	1	
2	n/a	reserved	reserved	2	
3	n/a	reserved	reserved	3	
4	n/a	reserved	reserved	4	
5	n/a	reserved	reserved	5	
6	n/a	reserved	reserved	6	
7	n/a	reserved	reserved	7	
8	n/a	reserved	reserved	8	
9	n/a	reserved	reserved	9	
10	n/a	reserved	reserved	10	
11	n/a	reserved	reserved	11	
12	n/a	reserved	reserved	12	
13	<i>Low-Power Management [to be added later]</i>	PMU_INTR	INTMTX_CORE0_PMU_INTR_MAP_REG	13	
14	<i>eFuse Controller</i>	EFUSE_INTR	INTMTX_CORE0_EFUSE_INTR_MAP_REG	14	
15	<i>Low-Power Management [to be added later]</i>	LP_RTC_TIMER_INTR	INTMTX_CORE0_LP_RTC_TIMER_INTR_MAP_REG	15	
16	<i>UART Controller (UART, LP_UART, UHC)</i>	LP_UART_INTR	INTMTX_CORE0_LP_UART_INTR_MAP_REG	16	
17	<i>I2C Controller (I2C)</i>	LP_I2C_INTR	INTMTX_CORE0_LP_I2C_INTR_MAP_REG	17	
18	<i>Low-Power Management [to be added later]</i>	LP_WDT_INTR	INTMTX_CORE0_LP_WDT_INTR_MAP_REG	18	
19	n/a	reserved	reserved	19	
20	<i>Permission Control (PMS)</i>	LP_APM_M0_INTR	INTMTX_CORE0_LP_APM_M0_INTR_MAP_REG	20	
21	<i>Permission Control (PMS)</i>	LP_APM_M1_INTR	INTMTX_CORE0_LP_APM_M1_INTR_MAP_REG	21	
22	<i>High-Performance CPU</i>	CPU_INTR_FROM_CPU_0	INTMTX_CORE0_CPU_INTR_FROM_CPU_0_MAP_REG	22	
23	<i>High-Performance CPU</i>	CPU_INTR_FROM_CPU_1	INTMTX_CORE0_CPU_INTR_FROM_CPU_1_MAP_REG	23	
24	<i>High-Performance CPU</i>	CPU_INTR_FROM_CPU_2	INTMTX_CORE0_CPU_INTR_FROM_CPU_2_MAP_REG	24	
25	<i>High-Performance CPU</i>	CPU_INTR_FROM_CPU_3	INTMTX_CORE0_CPU_INTR_FROM_CPU_3_MAP_REG	25	
26	<i>Debug Assistant (ASSIST_DEBUG)</i>	ASSIST_DEBUG_INTR	INTMTX_CORE0_ASSIST_DEBUG_INTR_MAP_REG	26	
27	<i>High-Performance CPU</i>	TRACE_INTR	INTMTX_CORE0_TRACE_INTR_MAP_REG	27	
28	<i>Cache [to be added later]</i>	CACHE_INTR	INTMTX_CORE0_CACHE_INTR_MAP_REG	28	
29	<i>System Registers (HP_SYSTEM)</i>	CPU_PERI_TIMEOUT_INTR	INTMTX_CORE0_CPU_PERI_TIMEOUT_INTR_MAP_REG	29	
30	<i>IO MUX and GPIO Matrix (GPIO, IO MUX)</i>	GPIO_INTERRUPT_PRO	INTMTX_CORE0_GPIO_INTERRUPT_PRO_MAP_REG	30	
31	<i>IO MUX and GPIO Matrix (GPIO, IO MUX)</i>	GPIO_INTERRUPT_PRO_NMI	INTMTX_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP_REG	31	

No.	Chapter	Interrupt Source	Interrupt Source Mapping Register	Bit	Interrupt Status Register
					Name
32	<i>Low-Power Management [to be added later]</i>	PAU_INTR	INTMTX_CORE0_PAU_INTR_MAP_REG	0	INTMTX_CORE0_INT_STATUS_1_REG
33	<i>System Registers (HP_SYSTEM)</i>	HP_PERI_TIMEOUT_INTR	INTMTX_CORE0_HP_PERI_TIMEOUT_INTR_MAP_REG	1	
34	n/a	reserved	reserved	2	
35	<i>Permission Control (PMS)</i>	HP_APM_M0_INTR	INTMTX_CORE0_HP_APM_M0_INTR_MAP_REG	3	
36	<i>Permission Control (PMS)</i>	HP_APM_M1_INTR	INTMTX_CORE0_HP_APM_M1_INTR_MAP_REG	4	
37	<i>Permission Control (PMS)</i>	HP_APM_M2_INTR	INTMTX_CORE0_HP_APM_M2_INTR_MAP_REG	5	
38	<i>Permission Control (PMS)</i>	HP_APM_M3_INTR	INTMTX_CORE0_HP_APM_M3_INTR_MAP_REG	6	
39	<i>Permission Control (PMS)</i>	LP_APM0_INTR	INTMTX_CORE0_LP_APM0_INTR_MAP_REG	7	
40	<i>SPI Controller (SPI)</i>	MSPI_INTR	INTMTX_CORE0_MSPI_INTR_MAP_REG	8	
41	<i>I2S Controller (I2S)</i>	I2S_INTR	INTMTX_CORE0_I2S_INTR_MAP_REG	9	
42	<i>UART Controller (UART, LP_UART, UHCI)</i>	UHCIO_INTR	INTMTX_CORE0_UHCIO_INTR_MAP_REG	10	
43	<i>UART Controller (UART, LP_UART, UHCI)</i>	UART0_INTR	INTMTX_CORE0_UART0_INTR_MAP_REG	11	
44	<i>UART Controller (UART, LP_UART, UHCI)</i>	UART1_INTR	INTMTX_CORE0_UART1_INTR_MAP_REG	12	
45	<i>LED PWM Controller (LEDC)</i>	LEDC_INTR	INTMTX_CORE0_LEDC_INTR_MAP_REG	13	
46	<i>Two-wire Automotive Interface (TWAI)</i>	TWAI0_INTR	INTMTX_CORE0_TWAI0_INTR_MAP_REG	14	
47	<i>Two-wire Automotive Interface (TWAI)</i>	TWAI1_INTR	INTMTX_CORE0_TWAI1_INTR_MAP_REG	15	
48	<i>USB Serial/JTAG Controller (USB_SERIAL_JTAG)</i>	USB_SERIAL_JTAG_INTR	INTMTX_CORE0_USB_INTR_MAP_REG	16	
49	<i>Remote Control Peripheral (RMT)</i>	RMT_INTR	INTMTX_CORE0_RMT_INTR_MAP_REG	17	
50	<i>I2C Controller (I2C)</i>	I2C_EXT0_INTR	INTMTX_CORE0_I2C_EXT0_INTR_MAP_REG	18	
51	<i>Timer Group (TIMG)</i>	TG0_T0_INTR	INTMTX_CORE0_TG0_T0_INTR_MAP_REG	19	
52	<i>Timer Group (TIMG)</i>	TG0_T1_INTR	INTMTX_CORE0_TG0_T1_INTR_MAP_REG	20	
53	<i>Timer Group (TIMG)</i>	TG0_WDT_INTR	INTMTX_CORE0_TG0_WDT_INTR_MAP_REG	21	
54	<i>Timer Group (TIMG)</i>	TG1_T0_INTR	INTMTX_CORE0_TG1_T0_INTR_MAP_REG	22	
55	<i>Timer Group (TIMG)</i>	TG1_T1_INTR	INTMTX_CORE0_TG1_T1_INTR_MAP_REG	23	
56	<i>Timer Group (TIMG)</i>	TG1_WDT_INTR	INTMTX_CORE0_TG1_WDT_INTR_MAP_REG	24	
57	<i>System Timer (SYSTIMER)</i>	SYSTIMER_TARGET0_INTR	INTMTX_CORE0_SYSTIMER_TARGET0_INTR_MAP_REG	25	
58	<i>System Timer (SYSTIMER)</i>	SYSTIMER_TARGET1_INTR	INTMTX_CORE0_SYSTIMER_TARGET1_INTR_MAP_REG	26	
59	<i>System Timer (SYSTIMER)</i>	SYSTIMER_TARGET2_INTR	INTMTX_CORE0_SYSTIMER_TARGET2_INTR_MAP_REG	27	
60	<i>On-Chip Sensor and Analog Signal Processing</i>	APB_ADC_INTR	INTMTX_CORE0_APB_ADC_INTR_MAP_REG	28	
61	<i>Motor Control PWM (MCPWM)</i>	PWM_INTR	INTMTX_CORE0_PWM_INTR_MAP_REG	29	
62	<i>Pulse Count Controller (PCNT)</i>	PCNT_INTR	INTMTX_CORE0_PCNT_INTR_MAP_REG	30	
63	<i>Parallel IO Controller (PARL_IO)</i>	PARL_IO_INTR	INTMTX_CORE0_PARL_IO_INTR_MAP_REG	31	

No.	Chapter	Interrupt Source	Interrupt Source Mapping Register	Interrupt Status Register	
				Bit	Name
64	<i>Reset and Clock</i>	SLC0_INTR	INTMTX_CORE0_SLC0_INTR_MAP_REG	0	INTMTX_CORE0_INT_STATUS_2_REG
65	<i>Reset and Clock</i>	SLC1_INTR	INTMTX_CORE0_SLC1_INTR_MAP_REG	1	
66	<i>GDMA Controller (GDMA)</i>	GDMA_IN_CH0_INTR	INTMTX_CORE0_DMA_IN_CH0_INTR_MAP_REG	2	
67	<i>GDMA Controller (GDMA)</i>	GDMA_IN_CH1_INTR	INTMTX_CORE0_DMA_IN_CH1_INTR_MAP_REG	3	
68	<i>GDMA Controller (GDMA)</i>	GDMA_IN_CH2_INTR	INTMTX_CORE0_DMA_IN_CH2_INTR_MAP_REG	4	
69	<i>GDMA Controller (GDMA)</i>	GDMA_OUT_CH0_INTR	INTMTX_CORE0_DMA_OUT_CH0_INTR_MAP_REG	5	
70	<i>GDMA Controller (GDMA)</i>	GDMA_OUT_CH1_INTR	INTMTX_CORE0_DMA_OUT_CH1_INTR_MAP_REG	6	
71	<i>GDMA Controller (GDMA)</i>	GDMA_OUT_CH2_INTR	INTMTX_CORE0_DMA_OUT_CH2_INTR_MAP_REG	7	
72	<i>SPI Controller (SPI)</i>	GPSPi2_INTR	INTMTX_CORE0_GPSPi2_INTR_MAP_REG	8	
73	<i>AES Accelerator (AES)</i>	AES_INTR	INTMTX_CORE0_AES_INTR_MAP_REG	9	
74	<i>SHA Accelerator (SHA)</i>	SHA_INTR	INTMTX_CORE0_SHA_INTR_MAP_REG	10	
75	<i>RSA Accelerator (RSA)</i>	RSA_INTR	INTMTX_CORE0_RSA_INTR_MAP_REG	11	
76	<i>ECC Accelerator (ECC)</i>	ECC_INTR	INTMTX_CORE0_ECC_INTR_MAP_REG	12	

### 9.3.2 CPU Interrupts

The ESP32-C6 implements its interrupt mechanism using an interrupt controller instead of RISC-V Privileged ISA specification. The CPU has 32 interrupts, numbered from 0 ~ 31. The interrupts numbered 0, 3, 4, and 7 are used by the CPU for core-local interrupts (CLINT), while the remaining 28 interrupts (numbered 1, 2, 5, 6, and 8 ~ 31) are available for use in the interrupt matrix.

Each CPU interrupt has the following properties:

- Priority levels from 1 (lowest) to 15 (highest).
- Configurable as level-triggered or edge-triggered.
- Lower-priority interrupts mask-able by setting interrupt threshold.

**Note:**

For detailed information about the function and configuration of CPU interrupts, see Chapter 1 *High-Performance CPU*.

### 9.3.3 Allocate Peripheral Interrupt Source to CPU Interrupt

In this section, the following terms are used to describe the operation of the interrupt matrix.

- Source\_*X*: stands for a peripheral interrupt source, wherein *X* means the number of this interrupt source in Table 9-1.
- INTMTX\_CORE0\_SOURCE\_*X*\_INTR\_MAP\_REG: stands for an interrupt source mapping register for the peripheral interrupt source (Source\_*X*).
- Num\_P: the index of CPU interrupts which can be 1, 2, 5, 6, 8 ~ 31.
- Interrupt\_P: stands for the CPU interrupt numbered as Num\_P.

#### 9.3.3.1 Allocate One Peripheral Interrupt Source (Source\_*X*) to CPU

Setting the corresponding source mapping register INTMTX\_CORE0\_SOURCE\_*X*\_INTR\_MAP\_REG of Source\_*X* to Num\_P allocates this interrupt source to Interrupt\_P.

#### 9.3.3.2 Allocate Multiple Peripheral Interrupt Sources (Source\_*X*) to CPU

Setting the corresponding source mapping register INTMTX\_CORE0\_SOURCE\_*X*\_INTR\_MAP\_REG of each interrupt source to the same Num\_P allocates multiple sources to the same Interrupt\_P. Any of these sources can trigger CPU Interrupt\_P. When an interrupt signal is generated, CPU should check the interrupt status registers to figure out which peripheral generated the interrupt. For more information, see Chapter 1 *High-Performance CPU*.

#### 9.3.3.3 Disable CPU Peripheral Interrupt Source (Source\_*X*)

Writing 0 to the INTMTX\_CORE0\_SOURCE\_*X*\_INTR\_MAP\_REG register disables the corresponding interrupt source.

### 9.3.4 Query Current Interrupt Status of Peripheral Interrupt Source

After enabling peripheral interrupt sources, users can query current interrupt status of a peripheral interrupt source by reading the bit value in `INTMTX_CORE0_INT_STATUS_n_REG` (read only). For the mapping between `INTMTX_CORE0_INT_STATUS_n_REG` and peripheral interrupt sources, please refer to Table 9-1.

## 9.4 Register Summary

### 9.4.1 Interrupt Matrix Register Summary

The addresses in this section are relative to the interrupt matrix base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Interrupt Source Mapping Register</b>			
INTMTX_CORE0_PMU_INTR_MAP_REG	PMU_INTR mapping register	0x0034	R/W
INTMTX_CORE0_EFUSE_INTR_MAP_REG	EFUSE_INTR mapping register	0x0038	R/W
INTMTX_CORE0_LP_RTC_TIMER_INTR_MAP_REG	LP_RTC_TIMER_INTR mapping register	0x003C	R/W
INTMTX_CORE0_LP_UART_INTR_MAP_REG	LP_UART_INTR mapping register	0x0040	R/W
INTMTX_CORE0_LP_I2C_INTR_MAP_REG	LP_I2C_INTR mapping register	0x0044	R/W
INTMTX_CORE0_LP_WDT_INTR_MAP_REG	LP_WDT_INTR mapping register	0x0048	R/W
INTMTX_CORE0_LP_APM_M0_INTR_MAP_REG	LP_APM_M0_INTR mapping register	0x0050	R/W
INTMTX_CORE0_LP_APM_M1_INTR_MAP_REG	LP_APM_M1_INTR mapping register	0x0054	R/W
INTMTX_CORE0_CPU_INTR_FROM_CPU_0_MAP_REG	CPU_INTR_FROM_CPU_0 mapping register	0x0058	R/W
INTMTX_CORE0_CPU_INTR_FROM_CPU_1_MAP_REG	CPU_INTR_FROM_CPU_1 mapping register	0x005C	R/W
INTMTX_CORE0_CPU_INTR_FROM_CPU_2_MAP_REG	CPU_INTR_FROM_CPU_2 mapping register	0x0060	R/W
INTMTX_CORE0_CPU_INTR_FROM_CPU_3_MAP_REG	CPU_INTR_FROM_CPU_3 mapping register	0x0064	R/W
INTMTX_CORE0_ASSIST_DEBUG_INTR_MAP_REG	ASSIST_DEBUG_INTR mapping register	0x0068	R/W
INTMTX_CORE0_TRACE_INTR_MAP_REG	TRACE_INTR mapping register	0x006C	R/W
INTMTX_CORE0_CACHE_INTR_MAP_REG	CACHE_INTR mapping register	0x0070	R/W
INTMTX_CORE0_CPU_PERI_TIMEOUT_INTR_MAP_REG	CPU_PERI_TIMEOUT_INTR mapping register	0x0074	R/W
INTMTX_CORE0_GPIO_INTERRUPT_PRO_MAP_REG	GPIO_INTERRUPT_PRO mapping register	0x0078	R/W
INTMTX_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP_REG	GPIO_INTERRUPT_PRO_NMI mapping register	0x007C	R/W
INTMTX_CORE0_PAU_INTR_MAP_REG	PAU_INTR mapping register	0x0080	R/W
INTMTX_CORE0_HP_PERI_TIMEOUT_INTR_MAP_REG	HP_PERI_TIMEOUT_INTR mapping register	0x0084	R/W
INTMTX_CORE0_HP_APM_M0_INTR_MAP_REG	HP_APM_M0_INTR mapping register	0x008C	R/W
INTMTX_CORE0_HP_APM_M1_INTR_MAP_REG	HP_APM_M1_INTR mapping register	0x0090	R/W

Name	Description	Address	Access
<a href="#">INTMTX_CORE0_HP_APM_M2_INTR_MAP_REG</a>	HP_APM_M2_INTR mapping register	0x0094	R/W
<a href="#">INTMTX_CORE0_HP_APM_M3_INTR_MAP_REG</a>	HP_APM_M3_INTR mapping register	0x0098	R/W
<a href="#">INTMTX_CORE0_LP_APM0_INTR_MAP_REG</a>	LP_APM0_INTR mapping register	0x009C	R/W
<a href="#">INTMTX_CORE0_MSPI_INTR_MAP_REG</a>	MSPI_INTR mapping register	0x00A0	R/W
<a href="#">INTMTX_CORE0_I2S_INTR_MAP_REG</a>	I2S_INTR mapping register	0x00A4	R/W
<a href="#">INTMTX_CORE0_UHCI0_INTR_MAP_REG</a>	UHCI0_INTR mapping register	0x00A8	R/W
<a href="#">INTMTX_CORE0_UART0_INTR_MAP_REG</a>	UART0_INTR mapping register	0x00AC	R/W
<a href="#">INTMTX_CORE0_UART1_INTR_MAP_REG</a>	UART1_INTR mapping register	0x00B0	R/W
<a href="#">INTMTX_CORE0_LEDC_INTR_MAP_REG</a>	LEDC_INTR mapping register	0x00B4	R/W
<a href="#">INTMTX_CORE0_TWAI0_INTR_MAP_REG</a>	TWAI0_INTR mapping register	0x00B8	R/W
<a href="#">INTMTX_CORE0_TWAI1_INTR_MAP_REG</a>	TWAI1_INTR mapping register	0x00BC	R/W
<a href="#">INTMTX_CORE0_USB_INTR_MAP_REG</a>	USB_SERIAL_JTAG_INTR mapping register	0x00C0	R/W
<a href="#">INTMTX_CORE0_RMT_INTR_MAP_REG</a>	RMT_INTR mapping register	0x00C4	R/W
<a href="#">INTMTX_CORE0_I2C_EXT0_INTR_MAP_REG</a>	I2C_EXT0_INTR mapping register	0x00C8	R/W
<a href="#">INTMTX_CORE0_TG0_T0_INTR_MAP_REG</a>	TG0_T0_INTR mapping register	0x00CC	R/W
<a href="#">INTMTX_CORE0_TG0_T1_INTR_MAP_REG</a>	TG0_T1_INTR mapping register	0x00D0	R/W
<a href="#">INTMTX_CORE0_TG0_WDT_INTR_MAP_REG</a>	TG0_WDT_INTR mapping register	0x00D4	R/W
<a href="#">INTMTX_CORE0_TG1_T0_INTR_MAP_REG</a>	TG1_T0_INTR mapping register	0x00D8	R/W
<a href="#">INTMTX_CORE0_TG1_T1_INTR_MAP_REG</a>	TG1_T1_INTR mapping register	0x00DC	R/W
<a href="#">INTMTX_CORE0_TG1_WDT_INTR_MAP_REG</a>	TG1_WDT_INTR mapping register	0x00E0	R/W
<a href="#">INTMTX_CORE0_SYSTIMER_TARGET0_INTR_MAP_REG</a>	SYSTIMER_TARGET0_INTR mapping register	0x00E4	R/W
<a href="#">INTMTX_CORE0_SYSTIMER_TARGET1_INTR_MAP_REG</a>	SYSTIMER_TARGET1_INTR mapping register	0x00E8	R/W
<a href="#">INTMTX_CORE0_SYSTIMER_TARGET2_INTR_MAP_REG</a>	SYSTIMER_TARGET2_INTR mapping register	0x00EC	R/W
<a href="#">INTMTX_CORE0_APB_ADC_INTR_MAP_REG</a>	APB_ADC_INTR mapping register	0x00F0	R/W
<a href="#">INTMTX_CORE0_PWM_INTR_MAP_REG</a>	PWM_INTR mapping register	0x00F4	R/W
<a href="#">INTMTX_CORE0_PCNT_INTR_MAP_REG</a>	PCNT_INTR mapping register	0x00F8	R/W
<a href="#">INTMTX_CORE0_PARL_IO_INTR_MAP_REG</a>	PARL_IO_INTR mapping register	0x00FC	R/W
<a href="#">INTMTX_CORE0_SLC0_INTR_MAP_REG</a>	SLC0_INTR mapping register	0x0100	R/W
<a href="#">INTMTX_CORE0_SLC1_INTR_MAP_REG</a>	SLC1_INTR mapping register	0x0104	R/W

Name	Description	Address	Access
<a href="#">INTMTX_CORE0_DMA_IN_CH0_INTR_MAP_REG</a>	GDMA_IN_CH0_INTR mapping register	0x0108	R/W
<a href="#">INTMTX_CORE0_DMA_IN_CH1_INTR_MAP_REG</a>	GDMA_IN_CH1_INTR mapping register	0x010C	R/W
<a href="#">INTMTX_CORE0_DMA_IN_CH2_INTR_MAP_REG</a>	GDMA_IN_CH2_INTR mapping register	0x0110	R/W
<a href="#">INTMTX_CORE0_DMA_OUT_CH0_INTR_MAP_REG</a>	GDMA_OUT_CH0_INTR mapping register	0x0114	R/W
<a href="#">INTMTX_CORE0_DMA_OUT_CH1_INTR_MAP_REG</a>	GDMA_OUT_CH1_INTR mapping register	0x0118	R/W
<a href="#">INTMTX_CORE0_DMA_OUT_CH2_INTR_MAP_REG</a>	GDMA_OUT_CH2_INTR mapping register	0x011C	R/W
<a href="#">INTMTX_CORE0_GPSPi2_INTR_MAP_REG</a>	GPSPi2_INTR mapping register	0x0120	R/W
<a href="#">INTMTX_CORE0_AES_INTR_MAP_REG</a>	AES_INTR mapping register	0x0124	R/W
<a href="#">INTMTX_CORE0_SHA_INTR_MAP_REG</a>	SHA_INTR mapping register	0x0128	R/W
<a href="#">INTMTX_CORE0_RSA_INTR_MAP_REG</a>	RSA_INTR mapping register	0x012C	R/W
<a href="#">INTMTX_CORE0_ECC_INTR_MAP_REG</a>	ECC_INTR mapping register	0x0130	R/W
<b>Interrupt Status Register</b>			
<a href="#">INTMTX_CORE0_INT_STATUS_0_REG</a>	Status register for interrupt sources 0 ~ 31	0x0134	RO
<a href="#">INTMTX_CORE0_INT_STATUS_1_REG</a>	Status register for interrupt sources 32 ~ 63	0x0138	RO
<a href="#">INTMTX_CORE0_INT_STATUS_2_REG</a>	Status register for interrupt sources 64 ~ 76	0x013C	RO
<b>Version Control Register</b>			
<a href="#">INTMTX_CORE0_INTERRUPT_REG_DATE_REG</a>	Version control register	0x07FC	R/W

### 9.4.2 Interrupt Priority Register Summary

The addresses in this section are relative to the interrupt priority base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Configuration Registers</b>			
<a href="#">INTPRI_CORE0_CPU_INT_ENABLE_REG</a>	Enable register for CPU interrupts	0x0000	R/W
<a href="#">INTPRI_CORE0_CPU_INT_TYPE_REG</a>	Type configuration register for CPU interrupts	0x0004	R/W
<a href="#">INTPRI_CORE0_CPU_INT_EIP_STATUS_REG</a>	Pending status register for CPU interrupts	0x0008	RO
<a href="#">INTPRI_CORE0_CPU_INT_PRI_0_REG</a>	Priority configuration register for CPU interrupt 0	0x000C	R/W



Name	Description	Address	Access
<a href="#">INTPRI_CORE0_CPU_INT_PRI_1_REG</a>	Priority configuration register for CPU interrupt 1	0x0010	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_2_REG</a>	Priority configuration register for CPU interrupt 2	0x0014	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_3_REG</a>	Priority configuration register for CPU interrupt 3	0x0018	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_4_REG</a>	Priority configuration register for CPU interrupt 4	0x001C	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_5_REG</a>	Priority configuration register for CPU interrupt 5	0x0020	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_6_REG</a>	Priority configuration register for CPU interrupt 6	0x0024	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_7_REG</a>	Priority configuration register for CPU interrupt 7	0x0028	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_8_REG</a>	Priority configuration register for CPU interrupt 8	0x002C	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_9_REG</a>	Priority configuration register for CPU interrupt 9	0x0030	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_10_REG</a>	Priority configuration register for CPU interrupt 10	0x0034	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_11_REG</a>	Priority configuration register for CPU interrupt 11	0x0038	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_12_REG</a>	Priority configuration register for CPU interrupt 12	0x003C	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_13_REG</a>	Priority configuration register for CPU interrupt 13	0x0040	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_14_REG</a>	Priority configuration register for CPU interrupt 14	0x0044	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_15_REG</a>	Priority configuration register for CPU interrupt 15	0x0048	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_16_REG</a>	Priority configuration register for CPU interrupt 16	0x004C	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_17_REG</a>	Priority configuration register for CPU interrupt 17	0x0050	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_18_REG</a>	Priority configuration register for CPU interrupt 18	0x0054	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_19_REG</a>	Priority configuration register for CPU interrupt 19	0x0058	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_20_REG</a>	Priority configuration register for CPU interrupt 20	0x005C	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_21_REG</a>	Priority configuration register for CPU interrupt 21	0x0060	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_22_REG</a>	Priority configuration register for CPU interrupt 22	0x0064	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_23_REG</a>	Priority configuration register for CPU interrupt 23	0x0068	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_24_REG</a>	Priority configuration register for CPU interrupt 24	0x006C	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_25_REG</a>	Priority configuration register for CPU interrupt 25	0x0070	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_26_REG</a>	Priority configuration register for CPU interrupt 26	0x0074	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_27_REG</a>	Priority configuration register for CPU interrupt 27	0x0078	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_28_REG</a>	Priority configuration register for CPU interrupt 28	0x007C	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_29_REG</a>	Priority configuration register for CPU interrupt 29	0x0080	R/W

Name	Description	Address	Access
<a href="#">INTPRI_CORE0_CPU_INT_PRI_30_REG</a>	Priority configuration register for CPU interrupt 30	0x0084	R/W
<a href="#">INTPRI_CORE0_CPU_INT_PRI_31_REG</a>	Priority configuration register for CPU interrupt 31	0x0088	R/W
<a href="#">INTPRI_CORE0_CPU_INT_THRESH_REG</a>	Threshold configuration register for CPU interrupts	0x008C	R/W
<a href="#">INTPRI_CORE0_CPU_INT_CLEAR_REG</a>	CPU interrupt clear register	0x00A8	R/W
<b>Interrupt Registers</b>			
<a href="#">INTPRI_CPU_INTR_FROM_CPU_0_REG</a>	CPU_INTR_FROM_CPU_0 mapping register	0x0090	R/W
<a href="#">INTPRI_CPU_INTR_FROM_CPU_1_REG</a>	CPU_INTR_FROM_CPU_1 mapping register	0x0094	R/W
<a href="#">INTPRI_CPU_INTR_FROM_CPU_2_REG</a>	CPU_INTR_FROM_CPU_2 mapping register	0x0098	R/W
<a href="#">INTPRI_CPU_INTR_FROM_CPU_3_REG</a>	CPU_INTR_FROM_CPU_3 mapping register	0x009C	R/W
<b>Version Registers</b>			
<a href="#">INTPRI_DATE_REG</a>	Version control register	0x00A0	R/W

## 9.5 Registers


### 9.5.1 Interrupt Matrix Registers

The addresses in this section are relative to the interrupt matrix base address provided in Table 4-2 in Chapter 4 *System and Memory*.

- Register 9.1. INTMTX\_CORE0\_PMU\_INTR\_MAP\_REG (0x0034)
- Register 9.2. INTMTX\_CORE0\_EFUSE\_INTR\_MAP\_REG (0x0038)
- Register 9.3. INTMTX\_CORE0\_LP\_RTC\_TIMER\_INTR\_MAP\_REG (0x003C)
- Register 9.4. INTMTX\_CORE0\_LP\_UART\_INTR\_MAP\_REG (0x0040)
- Register 9.5. INTMTX\_CORE0\_LP\_I2C\_INTR\_MAP\_REG (0x0044)
- Register 9.6. INTMTX\_CORE0\_LP\_WDT\_INTR\_MAP\_REG (0x0048)
- Register 9.7. INTMTX\_CORE0\_LP\_APM\_M0\_INTR\_MAP\_REG (0x0050)
- Register 9.8. INTMTX\_CORE0\_LP\_APM\_M1\_INTR\_MAP\_REG (0x0054)
- Register 9.9. INTMTX\_CORE0\_CPU\_INTR\_FROM\_CPU\_0\_MAP\_REG (0x0058)
- Register 9.10. INTMTX\_CORE0\_CPU\_INTR\_FROM\_CPU\_1\_MAP\_REG (0x005C)
- Register 9.11. INTMTX\_CORE0\_CPU\_INTR\_FROM\_CPU\_2\_MAP\_REG (0x0060)
- Register 9.12. INTMTX\_CORE0\_CPU\_INTR\_FROM\_CPU\_3\_MAP\_REG (0x0064)
- Register 9.13. INTMTX\_CORE0\_ASSIST\_DEBUG\_INTR\_MAP\_REG (0x0068)
- Register 9.14. INTMTX\_CORE0\_TRACE\_INTR\_MAP\_REG (0x006C)
- Register 9.15. INTMTX\_CORE0\_CACHE\_INTR\_MAP\_REG (0x0070)
- Register 9.16. INTMTX\_CORE0\_CPU\_PERI\_TIMEOUT\_INTR\_MAP\_REG (0x0074)
- Register 9.17. INTMTX\_CORE0\_GPIO\_INTERRUPT\_PRO\_MAP\_REG (0x0078)
- Register 9.18. INTMTX\_CORE0\_GPIO\_INTERRUPT\_PRO\_NMI\_MAP\_REG (0x007C)
- Register 9.19. INTMTX\_CORE0\_PAU\_INTR\_MAP\_REG (0x0080)
- Register 9.20. INTMTX\_CORE0\_HP\_PERI\_TIMEOUT\_INTR\_MAP\_REG (0x0084)
- Register 9.21. INTMTX\_CORE0\_HP\_APM\_M0\_INTR\_MAP\_REG (0x008C)
- Register 9.22. INTMTX\_CORE0\_HP\_APM\_M1\_INTR\_MAP\_REG (0x0090)
- Register 9.23. INTMTX\_CORE0\_HP\_APM\_M2\_INTR\_MAP\_REG (0x0094)
- Register 9.24. INTMTX\_CORE0\_HP\_APM\_M3\_INTR\_MAP\_REG (0x0098)
- Register 9.25. INTMTX\_CORE0\_LP\_APM0\_INTR\_MAP\_REG (0x009C)
- Register 9.26. INTMTX\_CORE0\_MSPI\_INTR\_MAP\_REG (0x00A0)
- Register 9.27. INTMTX\_CORE0\_I2S\_INTR\_MAP\_REG (0x00A4)
- Register 9.28. INTMTX\_CORE0\_UHCIO\_INTR\_MAP\_REG (0x00A8)
- Register 9.29. INTMTX\_CORE0\_UART0\_INTR\_MAP\_REG (0x00AC)
- Register 9.30. INTMTX\_CORE0\_UART1\_INTR\_MAP\_REG (0x00B0)


- Register 9.31. INTMTX\_CORE0\_LEDC\_INTR\_MAP\_REG (0x00B4)
- Register 9.32. INTMTX\_CORE0\_TWAIO\_INTR\_MAP\_REG (0x00B8)
- Register 9.33. INTMTX\_CORE0\_TWAI1\_INTR\_MAP\_REG (0x00BC)
- Register 9.34. INTMTX\_CORE0\_USB\_INTR\_MAP\_REG (0x00C0)
- Register 9.35. INTMTX\_CORE0\_RMT\_INTR\_MAP\_REG (0x00C4)
- Register 9.36. INTMTX\_CORE0\_I2C\_EXT0\_INTR\_MAP\_REG (0x00C8)
- Register 9.37. INTMTX\_CORE0\_TG0\_T0\_INTR\_MAP\_REG (0x00CC)
- Register 9.38. INTMTX\_CORE0\_TG0\_T1\_INTR\_MAP\_REG (0x00D0)
- Register 9.39. INTMTX\_CORE0\_TG0\_WDT\_INTR\_MAP\_REG (0x00D4)
- Register 9.40. INTMTX\_CORE0\_TG1\_T0\_INTR\_MAP\_REG (0x00D8)
- Register 9.41. INTMTX\_CORE0\_TG1\_T1\_INTR\_MAP\_REG (0x00DC)
- Register 9.42. INTMTX\_CORE0\_TG1\_WDT\_INTR\_MAP\_REG (0x00E0)
- Register 9.43. INTMTX\_CORE0\_SYSTIMER\_TARGET0\_INTR\_MAP\_REG (0x00E4)
- Register 9.44. INTMTX\_CORE0\_SYSTIMER\_TARGET1\_INTR\_MAP\_REG (0x00E8)
- Register 9.45. INTMTX\_CORE0\_SYSTIMER\_TARGET2\_INTR\_MAP\_REG (0x00EC)
- Register 9.46. INTMTX\_CORE0\_APB\_ADC\_INTR\_MAP\_REG (0x00F0)
- Register 9.47. INTMTX\_CORE0\_PWM\_INTR\_MAP\_REG (0x00F4)
- Register 9.48. INTMTX\_CORE0\_PCNT\_INTR\_MAP\_REG (0x00F8)
- Register 9.49. INTMTX\_CORE0\_PARL\_IO\_INTR\_MAP\_REG (0x00FC)
- Register 9.50. INTMTX\_CORE0\_SLC0\_INTR\_MAP\_REG (0x0100)
- Register 9.51. INTMTX\_CORE0\_SLC1\_INTR\_MAP\_REG (0x0104)
- Register 9.52. INTMTX\_CORE0\_DMA\_IN\_CH0\_INTR\_MAP\_REG (0x0108)
- Register 9.53. INTMTX\_CORE0\_DMA\_IN\_CH1\_INTR\_MAP\_REG (0x010C)
- Register 9.54. INTMTX\_CORE0\_DMA\_IN\_CH2\_INTR\_MAP\_REG (0x0110)
- Register 9.55. INTMTX\_CORE0\_DMA\_OUT\_CH0\_INTR\_MAP\_REG (0x0114)
- Register 9.56. INTMTX\_CORE0\_DMA\_OUT\_CH1\_INTR\_MAP\_REG (0x0118)
- Register 9.57. INTMTX\_CORE0\_DMA\_OUT\_CH2\_INTR\_MAP\_REG (0x011C)
- Register 9.58. INTMTX\_CORE0\_GPSPI2\_INTR\_MAP\_REG (0x0120)
- Register 9.59. INTMTX\_CORE0\_AES\_INTR\_MAP\_REG (0x0124)
- Register 9.60. INTMTX\_CORE0\_SHA\_INTR\_MAP\_REG (0x0128)
- Register 9.61. INTMTX\_CORE0\_RSA\_INTR\_MAP\_REG (0x012C)
- Register 9.62. INTMTX\_CORE0\_ECC\_INTR\_MAP\_REG (0x0130)

**Register 9.63. INTMTX\_CORE0\_SOURCE\_X\_MAP\_REG (0x0034 - 0x0130)**




**INTMTX\_CORE0\_SOURCE\_X\_MAP** Map the interrupt source (SOURCE\_X) into one CPU interrupt. For the information of SOURCE\_X, see Table 9-1. (R/W)

**Register 9.64. INTMTX\_CORE0\_INT\_STATUS\_0\_REG (0x0134)**



**INTMTX\_CORE0\_INT\_STATUS\_0** Represents the status of the interrupt sources numbered from 0 ~ 31. Each bit corresponds to one interrupt source.  
 0: The corresponding interrupt source triggered an interrupt  
 1: No interrupt triggered  
 (RO)


**Register 9.65. INTMTX\_CORE0\_INT\_STATUS\_1\_REG (0x0138)**

**INTMTX\_CORE0\_INT\_STATUS\_1** Represents the status of the interrupt sources numbered from 32 ~ 63. Each bit corresponds to one interrupt source.

0: The corresponding interrupt source triggered an interrupt

1: No interrupt triggered

(RO)

**Register 9.66. INTMTX\_CORE0\_INT\_STATUS\_2\_REG (0x013C)**


**INTMTX\_CORE0\_INT\_STATUS\_2** Represents the status of the interrupt sources numbered from 64 ~ 76. Bit 0 ~ 12 each corresponds to one interrupt source. Other bits are invalid.

0: The corresponding interrupt source triggered an interrupt

1: No interrupt triggered

(RO)

Register 9.67. INTMTX\_CORE0\_INTERRUPT\_REG\_DATE\_REG (0x07FC)




**INTMTX\_CORE0\_INTERRUPT\_REG\_DATE** Version control register. (R/W)

## 9.5.2 Interrupt Priority Registers

The addresses in this section are relative to the interrupt priority base address provided in Table 4-2 in Chapter 4 *System and Memory*.

Register 9.68. INTPRI\_CORE0\_CPU\_INT\_ENABLE\_REG (0x0000)




**INTPRI\_CORE0\_CPU\_INT\_ENABLE** Configures whether to enable the corresponding CPU interrupt.

0: Not enable

1: Enable

For more information about how to use this register, see Chapter 1 *High-Performance CPU*.

(R/W)

**Register 9.69. INTPRI\_CORE0\_CPU\_INT\_TYPE\_REG (0x0004)**


**INTPRI\_CORE0\_CPU\_INT\_TYPE** Configures CPU interrupt type.

0: Level-triggered

1: Edge-triggered

For more information about how to use this register, see Chapter 1 [High-Performance CPU](#).


(R/W)

**Register 9.70. INTPRI\_CORE0\_CPU\_INT\_EIP\_STATUS\_REG (0x0008)**

**INTPRI\_CORE0\_CPU\_INT\_EIP\_STATUS** Represents the pending status of CPU interrupts. For more information about how to use this register, see Chapter 1 [High-Performance CPU](#). (RO)




**Register 9.71. INTPRI\_CORE0\_CPU\_INT\_PRI\_n\_REG (n: 0-31) (0x000C+0x4\*n)**




**INTPRI\_CORE0\_CPU\_PRI\_n\_MAP** Configures the priority for CPU interrupt *n*. The priority here can be 1 (lowest) ~ 15 (highest). For more information about how to use this register, see Chapter 1 *High-Performance CPU*. (R/W)

**Register 9.72. INTPRI\_CORE0\_CPU\_INT\_THRESH\_REG (0x008C)**



**INTPRI\_CORE0\_CPU\_INT\_THRESH** Configures the threshold for interrupt assertion to CPU. Only when the interrupt priority is equal to or higher than this threshold, CPU will respond to this interrupt. For more information about how to use this register, see Chapter 1 *High-Performance CPU*. (R/W)

**Register 9.73. INTPRI\_CORE0\_CPU\_INT\_CLEAR\_REG (0x00A8)**



**INTPRI\_CORE0\_CPU\_INT\_CLEAR** Configures whether to clear the corresponding CPU interrupt.


0: No effect

1: Clear

For more information about how to use this register, see Chapter 1 *High-Performance CPU*.


(R/W)

**Register 9.74. INTPRI\_CPU\_INTR\_FROM\_CPU\_n\_REG (n: 0-3) (0x0090+0x4\*n)**



**INTPRI\_CPU\_INTR\_FROM\_CPU\_n** CPU\_INTR\_FROM\_CPU\_n mapping register. (R/W)

**Register 9.75. INTPRI\_DATE\_REG (0x00A0)**



**INTPRI\_DATE** Version control register. (R/W)

## 10 Event Task Matrix (ETM)

### 10.1 Overview

The Event Task Matrix (ETM) peripheral contains 50 configurable channels. Each channel can map an event of any specified peripheral to a task of any specified peripheral. In this way, peripherals can be triggered to execute specified tasks without CPU intervention.

### 10.2 Features

The Event Task Matrix has the following features:

- Receive various events from multiple peripherals
- Generate various tasks for multiple peripherals
- 50 independently configurable ETM channels
- An ETM channel can be set up to receive any event, and map it to any task
- Each ETM channel can be enabled independently. If not enabled, the channel will not respond to the configured event and generate the task mapped to that event
- Peripherals supporting ETM include GPIO, LED PWM, general-purpose timers, RTC Watchdog Timer, system timer, MCPWM, temperature sensor, ADC, I2S, LP CPU, GDMA, and PMU

Note that the 50 ETM channels are identical regarding their features and operations. Thus, in the following sections ETM channels are collectively referred to as channel $n$  (where  $n$  ranges from 0 to 49).

### 10.3 Functional Description

#### 10.3.1 Architecture




Figure 10-1. Event Task Matrix Architecture

Figure 10-1 shows the architecture of the Event Task Matrix.

The Event Task Matrix has 50 independent channels. A channel can choose any event as input, and map the event to any task as output (For configuration procedures, refer to Section 10.3.2 and Section 10.3.3

respectively). Each channel has an individual enable bit (For configuration procedures, refer to Section 10.3.5).




Figure 10-2. ETM Channel $n$  Architecture

Figure 10-2 illustrates the structure of an ETM channel. The `SOC_ETM_CH $n$ _EVT_ID` field configures the MUX (multiplexer) to select one of the events as the input of channel $n$ . The `SOC_ETM_CH $n$ _TASK_ID` field configures the DEMUX (demultiplexer) to map the event selected by channel $n$  to one of the tasks. `SOC_ETM_CH_ENABLE $n$`  and `SOC_ETM_CH_DISABLE $n$`  are used to enable or disable channel $n$ . `SOC_ETM_CH_ENABLED $n$`  is used to indicate the status of the channel $n$ .

### 10.3.2 Events

An ETM channel can be set up to choose which event to receive by configuring the `SOC_ETM_CH $n$ _EVT_ID` field. Table 10-1 shows the configuration values of `SOC_ETM_CH $n$ _EVT_ID` and their corresponding events.

Table 10-1. Selectable Events for ETM Channel $n$

<code>SOC_ETM_CH<math>n</math>_EVT_ID</code>	Selected Event	Peripheral Generating This Event
1	GPIO_EVT_CH0_RISE_EDGE	GPIO
2	GPIO_EVT_CH1_RISE_EDGE	
3	GPIO_EVT_CH2_RISE_EDGE	
4	GPIO_EVT_CH3_RISE_EDGE	
5	GPIO_EVT_CH4_RISE_EDGE	
6	GPIO_EVT_CH5_RISE_EDGE	
7	GPIO_EVT_CH6_RISE_EDGE	
8	GPIO_EVT_CH7_RISE_EDGE	
9	GPIO_EVT_CH0_FALL_EDGE	

SOC_ETM_CH <sub>n</sub> _EVT_ID	Selected Event	Peripheral Generating This Event	
10	GPIO_EVT_CH1_FALL_EDGE		
11	GPIO_EVT_CH2_FALL_EDGE		
12	GPIO_EVT_CH3_FALL_EDGE		
13	GPIO_EVT_CH4_FALL_EDGE		
14	GPIO_EVT_CH5_FALL_EDGE		
15	GPIO_EVT_CH6_FALL_EDGE		
16	GPIO_EVT_CH7_FALL_EDGE		
17	GPIO_EVT_CH0_ANY_EDGE		
18	GPIO_EVT_CH1_ANY_EDGE		
19	GPIO_EVT_CH2_ANY_EDGE		
20	GPIO_EVT_CH3_ANY_EDGE		
21	GPIO_EVT_CH4_ANY_EDGE		
22	GPIO_EVT_CH5_ANY_EDGE		
23	GPIO_EVT_CH6_ANY_EDGE		
24	GPIO_EVT_CH7_ANY_EDGE		
25	LEDC_EVT_DUTY_CHNG_END_CH0		LED PWM Controller (LEDC)
26	LEDC_EVT_DUTY_CHNG_END_CH1		
27	LEDC_EVT_DUTY_CHNG_END_CH2		
28	LEDC_EVT_DUTY_CHNG_END_CH3		
29	LEDC_EVT_DUTY_CHNG_END_CH4		
30	LEDC_EVT_DUTY_CHNG_END_CH5		
31	LEDC_EVT_OVF_CNT_PLS_CH0		
32	LEDC_EVT_OVF_CNT_PLS_CH1		
33	LEDC_EVT_OVF_CNT_PLS_CH2		
34	LEDC_EVT_OVF_CNT_PLS_CH3		
35	LEDC_EVT_OVF_CNT_PLS_CH4		
36	LEDC_EVT_OVF_CNT_PLS_CH5		
37	LEDC_EVT_TIME_OVF_TIMER0		
38	LEDC_EVT_TIME_OVF_TIMER1		
39	LEDC_EVT_TIME_OVF_TIMER2		
40	LEDC_EVT_TIME_OVF_TIMER3		
41	LEDC_EVT_TIMER0_CMP		
42	LEDC_EVT_TIMER1_CMP		
43	LEDC_EVT_TIMER2_CMP		
44	LEDC_EVT_TIMER3_CMP		
48	TIMER0_EVT_CNT_CMP_TIMER0	General-purpose timer 0	
49	TIMER1_EVT_CNT_CMP_TIMER0	General-purpose timer 1	
50	SYSTIMER_EVT_CNT_CMP0	System Timer (SYSTIMER)	
51	SYSTIMER_EVT_CNT_CMP1		
52	SYSTIMER_EVT_CNT_CMP2		
58	MCPWM_EVT_TIMER0_STOP	Motor Control PWM (MCPWM)	
59	MCPWM_EVT_TIMER1_STOP		
60	MCPWM_EVT_TIMER2_STOP		
61	MCPWM_EVT_TIMER0_TEZ		
62	MCPWM_EVT_TIMER1_TEZ		

SOC_ETM_CH <sub>n</sub> _EVT_ID	Selected Event	Peripheral Generating This Event	
63	MCPWM_EVT_TIMER2_TEZ		
64	MCPWM_EVT_TIMER0_TEP		
65	MCPWM_EVT_TIMER1_TEP		
66	MCPWM_EVT_TIMER2_TEP		
67	MCPWM_EVT_OP0_TEA		
68	MCPWM_EVT_OP1_TEA		
69	MCPWM_EVT_OP2_TEA		
70	MCPWM_EVT_OP0_TEB		
71	MCPWM_EVT_OP1_TEB		
72	MCPWM_EVT_OP2_TEB		
73	MCPWM_EVT_F0		
74	MCPWM_EVT_F1		
75	MCPWM_EVT_F2		
76	MCPWM_EVT_F0_CLR		
77	MCPWM_EVT_F1_CLR		
78	MCPWM_EVT_F2_CLR		
79	MCPWM_EVT_TZ0_CBC		
80	MCPWM_EVT_TZ1_CBC		
81	MCPWM_EVT_TZ2_CBC		
82	MCPWM_EVT_TZ0_OST		
83	MCPWM_EVT_TZ1_OST		
84	MCPWM_EVT_TZ2_OST		
85	MCPWM_EVT_CAP0		
86	MCPWM_EVT_CAP1		
87	MCPWM_EVT_CAP2		
88	ADC_EVT_CONV_CMPLT0		ADC
89	ADC_EVT_EQ_ABOVE_THRESH0		
90	ADC_EVT_EQ_ABOVE_THRESH1		
91	ADC_EVT_EQ_BELOW_THRESH0		
92	ADC_EVT_EQ_BELOW_THRESH1		
94	ADC_EVT_STOPPED0		
95	ADC_EVT_STARTED0		
110	TMPSNSR_EVT_OVER_LIMIT		Temperature Sensor
126	I2S_EVT_RX_DONE		I2S Controller (I2S)
127	I2S_EVT_TX_DONE		
128	I2S_EVT_X_WORDS_RECEIVED		
129	I2S_EVT_X_WORDS_SENT		
133	ULP_EVT_ERR_INTR	Low-Power CPU [to be added later]	
134	ULP_EVT_START_INTR		
135	RTC_EVT_TICK	RTC Watchdog Timer	
136	RTC_EVT_OVF		
137	RTC_EVT_CMP		
138	GDMA_EVT_IN_DONE_CH0	GDMA Controller (GDMA)	
139	GDMA_EVT_IN_DONE_CH1		
140	GDMA_EVT_IN_DONE_CH2		

SOC_ETM_CH $n$ _EVT_ID	Selected Event	Peripheral Generating This Event
141	GDMA_EVT_IN_SUC_EOF_CH0	
142	GDMA_EVT_IN_SUC_EOF_CH1	
143	GDMA_EVT_IN_SUC_EOF_CH2	
144	GDMA_EVT_IN_FIFO_EMPTY_CH0	
145	GDMA_EVT_IN_FIFO_EMPTY_CH1	
146	GDMA_EVT_IN_FIFO_EMPTY_CH2	
147	GDMA_EVT_IN_FIFO_FULL_CH0	
148	GDMA_EVT_IN_FIFO_FULL_CH1	
149	GDMA_EVT_IN_FIFO_FULL_CH2	
150	GDMA_EVT_OUT_DONE_CH0	
151	GDMA_EVT_OUT_DONE_CH1	
152	GDMA_EVT_OUT_DONE_CH2	
153	GDMA_EVT_OUT_EOF_CH0	
154	GDMA_EVT_OUT_EOF_CH1	
155	GDMA_EVT_OUT_EOF_CH2	
156	GDMA_EVT_OUT_TOTAL_EOF_CH0	
157	GDMA_EVT_OUT_TOTAL_EOF_CH1	
158	GDMA_EVT_OUT_TOTAL_EOF_CH2	
159	GDMA_EVT_OUT_FIFO_EMPTY_CH0	
160	GDMA_EVT_OUT_FIFO_EMPTY_CH1	
161	GDMA_EVT_OUT_FIFO_EMPTY_CH2	
162	GDMA_EVT_OUT_FIFO_FULL_CH0	
163	GDMA_EVT_OUT_FIFO_FULL_CH1	
164	GDMA_EVT_OUT_FIFO_FULL_CH2	
165	PMU_EVT_SLEEP_WEEKUP	PMU

Each event corresponds to a pulse signal generated by the corresponding peripheral. When the pulse signal is valid, the corresponding event is considered as received.

For more detailed descriptions of an event, please refer to the chapter for the peripheral generating this event.

### 10.3.3 Tasks

An ETM channel can be set up to map its event to one of the tasks by configuring the `SOC_ETM_CH $n$ _TASK_ID` field. Table 10-2 shows the configuration values of `SOC_ETM_CH $n$ _TASK_ID` and their corresponding tasks.

**Table 10-2. Mappable Tasks for ETM Channel $n$**

SOC_ETM_CH $n$ _TASK_ID	Mapped Task	Peripheral Receiving This Task
1	GPIO_TASK_CH0_SET	GPIO
2	GPIO_TASK_CH1_SET	
3	GPIO_TASK_CH2_SET	
4	GPIO_TASK_CH3_SET	
5	GPIO_TASK_CH4_SET	

<b>SOC_ETM_CH<sub>n</sub>_TASK_ID</b>	<b>Mapped Task</b>	<b>Peripheral Receiving This Task</b>	
6	GPIO_TASK_CH5_SET		
7	GPIO_TASK_CH6_SET		
8	GPIO_TASK_CH7_SET		
9	GPIO_TASK_CH0_CLEAR		
10	GPIO_TASK_CH1_CLEAR		
11	GPIO_TASK_CH2_CLEAR		
12	GPIO_TASK_CH3_CLEAR		
13	GPIO_TASK_CH4_CLEAR		
14	GPIO_TASK_CH5_CLEAR		
15	GPIO_TASK_CH6_CLEAR		
16	GPIO_TASK_CH7_CLEAR		
17	GPIO_TASK_CH0_TOGGLE		
18	GPIO_TASK_CH1_TOGGLE		
19	GPIO_TASK_CH2_TOGGLE		
20	GPIO_TASK_CH3_TOGGLE		
21	GPIO_TASK_CH4_TOGGLE		
22	GPIO_TASK_CH5_TOGGLE		
23	GPIO_TASK_CH6_TOGGLE		
24	GPIO_TASK_CH7_TOGGLE		
25	LEDC_TASK_TIMER0_RES_UPDATE		LED PWM Controller (LEDC)
26	LEDC_TASK_TIMER1_RES_UPDATE		
27	LEDC_TASK_TIMER2_RES_UPDATE		
28	LEDC_TASK_TIMER3_RES_UPDATE		
31	LEDC_TASK_DUTY_SCALE_UPDATE_CH0		
32	LEDC_TASK_DUTY_SCALE_UPDATE_CH1		
33	LEDC_TASK_DUTY_SCALE_UPDATE_CH2		
34	LEDC_TASK_DUTY_SCALE_UPDATE_CH3		
35	LEDC_TASK_DUTY_SCALE_UPDATE_CH4		
36	LEDC_TASK_DUTY_SCALE_UPDATE_CH5		
37	LEDC_TASK_TIMER0_CAP		
38	LEDC_TASK_TIMER1_CAP		
39	LEDC_TASK_TIMER2_CAP		
40	LEDC_TASK_TIMER3_CAP		
41	LEDC_TASK_SIG_OUT_DIS_CH0		
42	LEDC_TASK_SIG_OUT_DIS_CH1		
43	LEDC_TASK_SIG_OUT_DIS_CH2		
44	LEDC_TASK_SIG_OUT_DIS_CH3		
45	LEDC_TASK_SIG_OUT_DIS_CH4		
46	LEDC_TASK_SIG_OUT_DIS_CH5		
47	LEDC_TASK_OVF_CNT_RST_CH0		
48	LEDC_TASK_OVF_CNT_RST_CH1		
49	LEDC_TASK_OVF_CNT_RST_CH2		
50	LEDC_TASK_OVF_CNT_RST_CH3		
51	LEDC_TASK_OVF_CNT_RST_CH4		
52	LEDC_TASK_OVF_CNT_RST_CH5		



SOC_ETM_CH <sub>n</sub> _TASK_ID	Mapped Task	Peripheral Receiving This Task
53	LEDC_TASK_TIMER0_RST	
54	LEDC_TASK_TIMER1_RST	
55	LEDC_TASK_TIMER2_RST	
56	LEDC_TASK_TIMER3_RST	
57	LEDC_TASK_TIMER0_RESUME	
58	LEDC_TASK_TIMER1_RESUME	
59	LEDC_TASK_TIMER2_RESUME	
60	LEDC_TASK_TIMER3_RESUME	
61	LEDC_TASK_TIMER0_PAUSE	
62	LEDC_TASK_TIMER1_PAUSE	
63	LEDC_TASK_TIMER2_PAUSE	
64	LEDC_TASK_TIMER3_PAUSE	
65	LEDC_TASK_GAMMA_RESTART_CH0	
66	LEDC_TASK_GAMMA_RESTART_CH1	
67	LEDC_TASK_GAMMA_RESTART_CH2	
68	LEDC_TASK_GAMMA_RESTART_CH3	
69	LEDC_TASK_GAMMA_RESTART_CH4	
70	LEDC_TASK_GAMMA_RESTART_CH5	
71	LEDC_TASK_GAMMA_PAUSE_CH0	
72	LEDC_TASK_GAMMA_PAUSE_CH1	
73	LEDC_TASK_GAMMA_PAUSE_CH2	
74	LEDC_TASK_GAMMA_PAUSE_CH3	
75	LEDC_TASK_GAMMA_PAUSE_CH4	
76	LEDC_TASK_GAMMA_PAUSE_CH5	
77	LEDC_TASK_GAMMA_RESUME_CH0	
78	LEDC_TASK_GAMMA_RESUME_CH1	
79	LEDC_TASK_GAMMA_RESUME_CH2	
80	LEDC_TASK_GAMMA_RESUME_CH3	
81	LEDC_TASK_GAMMA_RESUME_CH4	
82	LEDC_TASK_GAMMA_RESUME_CH5	
88	TIMER0_TASK_CNT_START_TIMER0	General-purpose timer 0
90	TIMER0_TASK_ALARM_START_TIMER0	
92	TIMER0_TASK_CNT_STOP_TIMER0	
94	TIMER0_TASK_CNT_RELOAD_TIMER0	
96	TIMER0_TASK_CNT_CAP_TIMER0	
89	TIMER1_TASK_CNT_START_TIMER0	General-purpose timer 1
91	TIMER1_TASK_ALARM_START_TIMER0	
93	TIMER1_TASK_CNT_STOP_TIMER0	
95	TIMER1_TASK_CNT_RELOAD_TIMER0	
97	TIMER1_TASK_CNT_CAP_TIMER0	
102	MCPWM_TASK_CMPR0_A_UP	Motor Control PWM (MCPWM)
103	MCPWM_TASK_CMPR1_A_UP	
104	MCPWM_TASK_CMPR2_A_UP	
105	MCPWM_TASK_CMPR0_B_UP	
106	MCPWM_TASK_CMPR1_B_UP	

<b>SOC_ETM_CH<sub>n</sub>_TASK_ID</b>	<b>Mapped Task</b>	<b>Peripheral Receiving This Task</b>	
107	MCPWM_TASK_CMPR2_B_UP		
108	MCPWM_TASK_GEN_STOP		
109	MCPWM_TASK_TIMER0_SYN		
110	MCPWM_TASK_TIMER1_SYN		
111	MCPWM_TASK_TIMER2_SYN		
112	MCPWM_TASK_TIMER0_PERIOD_UP		
113	MCPWM_TASK_TIMER1_PERIOD_UP		
114	MCPWM_TASK_TIMER2_PERIOD_UP		
115	MCPWM_TASK_TZ0_OST		
116	MCPWM_TASK_TZ1_OST		
117	MCPWM_TASK_TZ2_OST		
118	MCPWM_TASK_CLR0_OST		
119	MCPWM_TASK_CLR1_OST		
120	MCPWM_TASK_CLR2_OST		
121	MCPWM_TASK_CAP0		
122	MCPWM_TASK_CAP1		
123	MCPWM_TASK_CAP2		
124	ADC_TASK_SAMPLE0		ADC
125	ADC_TASK_SAMPLE1		
126	ADC_TASK_START0		
127	ADC_TASK_STOP0		
135	TMPSNSR_TASK_START_SAMPLE		Temperature Sensor
136	TMPSNSR_TASK_STOP_SAMPLE		
148	I2S_TASK_START_RX	I2S Controller (I2S)	
149	I2S_TASK_START_TX		
150	I2S_TASK_STOP_RX		
151	I2S_TASK_STOP_TX		
154	ULP_TASK_WEAKUP_CPU	Low-Power CPU [to be added later]	
159	GDMA_TASK_IN_START_CH0	GDMA Controller (GDMA)	
160	GDMA_TASK_IN_START_CH1		
161	GDMA_TASK_IN_START_CH2		
162	GDMA_TASK_OUT_START_CH0		
163	GDMA_TASK_OUT_START_CH1		
164	GDMA_TASK_OUT_START_CH2		
165	PMU_TASK_SLEEP_REQ	PMU	


When a channel receives a valid event pulse signal, it generates the mapped task pulse signal.

For more detailed descriptions of a task, please refer to the chapter for the peripheral receiving this task.

Events from different channels can be optionally mapped to the same task (For example, field `SOC_ETM_CHn_TASK_ID` of multiple channels can be configured with the same value, and field `SOC_ETM_CHn_EVT_ID` can be configured with the same or different values). In this case, when the event received by any of the channels is valid, the task is generated. If events received by multiple channels are valid at the same time, the task will be generated only once.

### 10.3.4 Timing Considerations

Figure 10-3 shows the structure of clocks that drive received events, sent tasks, and ETM channels.



**Figure 10-3. Event Task Matrix Clock Architecture**

ETM is running at the AHB\_CLK domain (see Chapter 7 *Reset and Clock*). Each event corresponds to a pulse signal generated by the corresponding peripheral in its clock domain, while each task is mapped by the ETM to a pulse signal under its corresponding peripheral clock domain. The peripherals generating events, the Event Task Matrix, and peripherals receiving tasks are not necessarily running off the same clock and as such need to be synchronized. Therefore, there must be a minimum interval between two consecutive events to avoid event loss: to make sure the Event Task Matrix receives every event successfully, for peripherals generating event pulses, the interval between two consecutive pulses must be greater than one ETM clock cycle, namely  $\text{ceil}(\frac{\text{peripheral\_clock\_frequency}}{\text{ETM\_clock\_frequency}})$  in the unit of peripheral clock cycles.

For example, assuming that event 1 generated by peripheral A is in the 80 MHz clock domain (PLL\_F80M\_CLK), and the ETM runs in the 40 MHz clock domain (AHB\_CLK). To receive each event 1 successfully, the interval between two consecutive event 1 must be greater than two peripheral A clock cycles (i.e. one ETM clock cycle).

Likewise, to make sure the Event Task Matrix maps the received event (i.e. event synchronized to the ETM's clock domain) successfully to a task, the interval between two consecutive event pulses in the ETM clock domain must be greater than one peripheral clock cycle, namely  $\text{ceil}(\frac{\text{ETM\_clock\_frequency}}{\text{peripheral\_clock\_frequency}})$  in the unit of ETM clock cycles.

For example, assuming that task 1 received by peripheral B is in the 20 MHz clock domain (RC\_FAST\_CLK), and the ETM runs in the 40 MHz clock domain (AHB\_CLK). To map each received event successfully to task 1, the interval between two consecutive events must be greater than two ETM clock cycles (i.e. one peripheral B clock cycle).

As a result, to map two consecutive events generated by peripheral A to peripheral B, the interval between these two events must be  $\text{ceil}(\frac{\text{peripheral\_A\_clock\_frequency}}{\text{ETM\_clock\_frequency}}) * \text{ceil}(\frac{\text{ETM\_clock\_frequency}}{\text{peripheral\_B\_clock\_frequency}})$  in the unit of peripheral A clock cycles.

For example, assuming that event 1 generated by peripheral A is in the 80 MHz clock domain (PLL\_F80M\_CLK), task 1 received by peripheral B is in the 20 MHz clock domain (RC\_FAST\_CLK), and the ETM runs in the 40 MHz clock domain (AHB\_CLK). To successfully map each event 1 (generated by peripheral A) to task 1 (received by

peripheral B), the interval between two consecutive event 1 must be greater than  $2 * 2 = 4$  peripheral A clock cycles.

### 10.3.5 Channel Control

Each ETM channel can be independently configured to be enabled or disabled. When channel  $n$  is enabled and receives the event configured via `SOC_ETM_CH $n$ _EVT_ID`, it maps the event to the task configured via `SOC_ETM_CH $n$ _TASK_ID`. When channel  $n$  is disabled, even if it receives the configured via `SOC_ETM_CH $n$ _EVT_ID`, no task will be generated.

To enable ETM channel  $n$ :

1. Write 1 to `SOC_ETM_CH_ENABLE $n$`
2. Read `SOC_ETM_CH_ENABLED $n$` . 1 indicates that channel  $n$  has been enabled, and 0 indicates disabled

To disable ETM channel  $n$ :

1. Write 1 to `SOC_ETM_CH_DISABLE $n$`
2. Read `SOC_ETM_CH_ENABLED $n$` . 0 indicates that channel  $n$  is disabled, and 1 indicates enabled

If `SOC_ETM_CH $n$ _EVT_ID` or `SOC_ETM_CH $n$ _TASK_ID` is configured to 0, ETM channel  $n$  will also be disabled.

The complete procedure to configure ETM channel  $n$  is as follows:

1. Enable the ETM's clock by writing 1 to `PCR_ETM_CLK_EN`
2. Select the event to be received by channel  $n$  via `SOC_ETM_CH $n$ _EVT_ID`
3. Select the task mapped to the received event via `SOC_ETM_CH $n$ _TASK_ID`
4. Write 1 to field `SOC_ETM_CH_ENABLE $n$`
5. When channel  $n$  no longer needs to map the selected event to the selected task, disable channel  $n$  by setting `SOC_ETM_CH_DISABLE $n$` . To configure a new event and task mapping, repeat Steps 1 to 3. If no configurations, channel  $n$  will remain disabled
6. The ETM module can be reset by writing 0 and then 1 to the `PCR_ETM_RST_EN` field

## 10.4 Register Summary

The addresses in this section are relative to Event Task Matrix base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Configuration Register</b>			
<a href="#">SOC_ETM_CH_ENA_AD0_REG</a>	Channel status register	0x0000	R/WTC/WTS
<a href="#">SOC_ETM_CH_ENA_AD0_SET_REG</a>	Channel enable register	0x0004	WT
<a href="#">SOC_ETM_CH_ENA_AD0_CLR_REG</a>	Channel disable register	0x0008	WT
<a href="#">SOC_ETM_CH_ENA_AD1_REG</a>	Channel status register	0x000C	R/WTC/WTS
<a href="#">SOC_ETM_CH_ENA_AD1_SET_REG</a>	Channel enable register	0x0010	WT
<a href="#">SOC_ETM_CH_ENA_AD1_CLR_REG</a>	Channel disable register	0x0014	WT
<a href="#">SOC_ETM_CH0_EVT_ID_REG</a>	Channel0 event ID register	0x0018	R/W
<a href="#">SOC_ETM_CH0_TASK_ID_REG</a>	Channel0 task ID register	0x001C	R/W
<a href="#">SOC_ETM_CH1_EVT_ID_REG</a>	Channel1 event ID register	0x0020	R/W
<a href="#">SOC_ETM_CH1_TASK_ID_REG</a>	Channel1 task ID register	0x0024	R/W
<a href="#">SOC_ETM_CH2_EVT_ID_REG</a>	Channel2 event ID register	0x0028	R/W
<a href="#">SOC_ETM_CH2_TASK_ID_REG</a>	Channel2 task ID register	0x002C	R/W
<a href="#">SOC_ETM_CH3_EVT_ID_REG</a>	Channel3 event ID register	0x0030	R/W
<a href="#">SOC_ETM_CH3_TASK_ID_REG</a>	Channel3 task ID register	0x0034	R/W
<a href="#">SOC_ETM_CH4_EVT_ID_REG</a>	Channel4 event ID register	0x0038	R/W
<a href="#">SOC_ETM_CH4_TASK_ID_REG</a>	Channel4 task ID register	0x003C	R/W
<a href="#">SOC_ETM_CH5_EVT_ID_REG</a>	Channel5 event ID register	0x0040	R/W
<a href="#">SOC_ETM_CH5_TASK_ID_REG</a>	Channel5 task ID register	0x0044	R/W
<a href="#">SOC_ETM_CH6_EVT_ID_REG</a>	Channel6 event ID register	0x0048	R/W
<a href="#">SOC_ETM_CH6_TASK_ID_REG</a>	Channel6 task ID register	0x004C	R/W
<a href="#">SOC_ETM_CH7_EVT_ID_REG</a>	Channel7 event ID register	0x0050	R/W
<a href="#">SOC_ETM_CH7_TASK_ID_REG</a>	Channel7 task ID register	0x0054	R/W
<a href="#">SOC_ETM_CH8_EVT_ID_REG</a>	Channel8 event ID register	0x0058	R/W
<a href="#">SOC_ETM_CH8_TASK_ID_REG</a>	Channel8 task ID register	0x005C	R/W
<a href="#">SOC_ETM_CH9_EVT_ID_REG</a>	Channel9 event ID register	0x0060	R/W
<a href="#">SOC_ETM_CH9_TASK_ID_REG</a>	Channel9 task ID register	0x0064	R/W
<a href="#">SOC_ETM_CH10_EVT_ID_REG</a>	Channel10 event ID register	0x0068	R/W
<a href="#">SOC_ETM_CH10_TASK_ID_REG</a>	Channel10 task ID register	0x006C	R/W
<a href="#">SOC_ETM_CH11_EVT_ID_REG</a>	Channel11 event ID register	0x0070	R/W
<a href="#">SOC_ETM_CH11_TASK_ID_REG</a>	Channel11 task ID register	0x0074	R/W
<a href="#">SOC_ETM_CH12_EVT_ID_REG</a>	Channel12 event ID register	0x0078	R/W
<a href="#">SOC_ETM_CH12_TASK_ID_REG</a>	Channel12 task ID register	0x007C	R/W
<a href="#">SOC_ETM_CH13_EVT_ID_REG</a>	Channel13 event ID register	0x0080	R/W
<a href="#">SOC_ETM_CH13_TASK_ID_REG</a>	Channel13 task ID register	0x0084	R/W
<a href="#">SOC_ETM_CH14_EVT_ID_REG</a>	Channel14 event ID register	0x0088	R/W
<a href="#">SOC_ETM_CH14_TASK_ID_REG</a>	Channel14 task ID register	0x008C	R/W
<a href="#">SOC_ETM_CH15_EVT_ID_REG</a>	Channel15 event ID register	0x0090	R/W

Name	Description	Address	Access
SOC_ETM_CH15_TASK_ID_REG	Channel15 task ID register	0x0094	R/W
SOC_ETM_CH16_EVT_ID_REG	Channel16 event ID register	0x0098	R/W
SOC_ETM_CH16_TASK_ID_REG	Channel16 task ID register	0x009C	R/W
SOC_ETM_CH17_EVT_ID_REG	Channel17 event ID register	0x00A0	R/W
SOC_ETM_CH17_TASK_ID_REG	Channel17 task ID register	0x00A4	R/W
SOC_ETM_CH18_EVT_ID_REG	Channel18 event ID register	0x00A8	R/W
SOC_ETM_CH18_TASK_ID_REG	Channel18 task ID register	0x00AC	R/W
SOC_ETM_CH19_EVT_ID_REG	Channel19 event ID register	0x00B0	R/W
SOC_ETM_CH19_TASK_ID_REG	Channel19 task ID register	0x00B4	R/W
SOC_ETM_CH20_EVT_ID_REG	Channel20 event ID register	0x00B8	R/W
SOC_ETM_CH20_TASK_ID_REG	Channel20 task ID register	0x00BC	R/W
SOC_ETM_CH21_EVT_ID_REG	Channel21 event ID register	0x00C0	R/W
SOC_ETM_CH21_TASK_ID_REG	Channel21 task ID register	0x00C4	R/W
SOC_ETM_CH22_EVT_ID_REG	Channel22 event ID register	0x00C8	R/W
SOC_ETM_CH22_TASK_ID_REG	Channel22 task ID register	0x00CC	R/W
SOC_ETM_CH23_EVT_ID_REG	Channel23 event ID register	0x00D0	R/W
SOC_ETM_CH23_TASK_ID_REG	Channel23 task ID register	0x00D4	R/W
SOC_ETM_CH24_EVT_ID_REG	Channel24 event ID register	0x00D8	R/W
SOC_ETM_CH24_TASK_ID_REG	Channel24 task ID register	0x00DC	R/W
SOC_ETM_CH25_EVT_ID_REG	Channel25 event ID register	0x00E0	R/W
SOC_ETM_CH25_TASK_ID_REG	Channel25 task ID register	0x00E4	R/W
SOC_ETM_CH26_EVT_ID_REG	Channel26 event ID register	0x00E8	R/W
SOC_ETM_CH26_TASK_ID_REG	Channel26 task ID register	0x00EC	R/W
SOC_ETM_CH27_EVT_ID_REG	Channel27 event ID register	0x00F0	R/W
SOC_ETM_CH27_TASK_ID_REG	Channel27 task ID register	0x00F4	R/W
SOC_ETM_CH28_EVT_ID_REG	Channel28 event ID register	0x00F8	R/W
SOC_ETM_CH28_TASK_ID_REG	Channel28 task ID register	0x00FC	R/W
SOC_ETM_CH29_EVT_ID_REG	Channel29 event ID register	0x0100	R/W
SOC_ETM_CH29_TASK_ID_REG	Channel29 task ID register	0x0104	R/W
SOC_ETM_CH30_EVT_ID_REG	Channel30 event ID register	0x0108	R/W
SOC_ETM_CH30_TASK_ID_REG	Channel30 task ID register	0x010C	R/W
SOC_ETM_CH31_EVT_ID_REG	Channel31 event ID register	0x0110	R/W
SOC_ETM_CH31_TASK_ID_REG	Channel31 task ID register	0x0114	R/W
SOC_ETM_CH32_EVT_ID_REG	Channel32 event ID register	0x0118	R/W
SOC_ETM_CH32_TASK_ID_REG	Channel32 task ID register	0x011C	R/W
SOC_ETM_CH33_EVT_ID_REG	Channel33 event ID register	0x0120	R/W
SOC_ETM_CH33_TASK_ID_REG	Channel33 task ID register	0x0124	R/W
SOC_ETM_CH34_EVT_ID_REG	Channel34 event ID register	0x0128	R/W
SOC_ETM_CH34_TASK_ID_REG	Channel34 task ID register	0x012C	R/W
SOC_ETM_CH35_EVT_ID_REG	Channel35 event ID register	0x0130	R/W
SOC_ETM_CH35_TASK_ID_REG	Channel35 task ID register	0x0134	R/W
SOC_ETM_CH36_EVT_ID_REG	Channel36 event ID register	0x0138	R/W
SOC_ETM_CH36_TASK_ID_REG	Channel36 task ID register	0x013C	R/W

Name	Description	Address	Access
<a href="#">SOC_ETM_CH37_EVT_ID_REG</a>	Channel37 event ID register	0x0140	R/W
<a href="#">SOC_ETM_CH37_TASK_ID_REG</a>	Channel37 task ID register	0x0144	R/W
<a href="#">SOC_ETM_CH38_EVT_ID_REG</a>	Channel38 event ID register	0x0148	R/W
<a href="#">SOC_ETM_CH38_TASK_ID_REG</a>	Channel38 task ID register	0x014C	R/W
<a href="#">SOC_ETM_CH39_EVT_ID_REG</a>	Channel39 event ID register	0x0150	R/W
<a href="#">SOC_ETM_CH39_TASK_ID_REG</a>	Channel39 task ID register	0x0154	R/W
<a href="#">SOC_ETM_CH40_EVT_ID_REG</a>	Channel40 event ID register	0x0158	R/W
<a href="#">SOC_ETM_CH40_TASK_ID_REG</a>	Channel40 task ID register	0x015C	R/W
<a href="#">SOC_ETM_CH41_EVT_ID_REG</a>	Channel41 event ID register	0x0160	R/W
<a href="#">SOC_ETM_CH41_TASK_ID_REG</a>	Channel41 task ID register	0x0164	R/W
<a href="#">SOC_ETM_CH42_EVT_ID_REG</a>	Channel42 event ID register	0x0168	R/W
<a href="#">SOC_ETM_CH42_TASK_ID_REG</a>	Channel42 task ID register	0x016C	R/W
<a href="#">SOC_ETM_CH43_EVT_ID_REG</a>	Channel43 event ID register	0x0170	R/W
<a href="#">SOC_ETM_CH43_TASK_ID_REG</a>	Channel43 task ID register	0x0174	R/W
<a href="#">SOC_ETM_CH44_EVT_ID_REG</a>	Channel44 event ID register	0x0178	R/W
<a href="#">SOC_ETM_CH44_TASK_ID_REG</a>	Channel44 task ID register	0x017C	R/W
<a href="#">SOC_ETM_CH45_EVT_ID_REG</a>	Channel45 event ID register	0x0180	R/W
<a href="#">SOC_ETM_CH45_TASK_ID_REG</a>	Channel45 task ID register	0x0184	R/W
<a href="#">SOC_ETM_CH46_EVT_ID_REG</a>	Channel46 event ID register	0x0188	R/W
<a href="#">SOC_ETM_CH46_TASK_ID_REG</a>	Channel46 task ID register	0x018C	R/W
<a href="#">SOC_ETM_CH47_EVT_ID_REG</a>	Channel47 event ID register	0x0190	R/W
<a href="#">SOC_ETM_CH47_TASK_ID_REG</a>	Channel47 task ID register	0x0194	R/W
<a href="#">SOC_ETM_CH48_EVT_ID_REG</a>	Channel48 event ID register	0x0198	R/W
<a href="#">SOC_ETM_CH48_TASK_ID_REG</a>	Channel48 task ID register	0x019C	R/W
<a href="#">SOC_ETM_CH49_EVT_ID_REG</a>	Channel49 event ID register	0x01A0	R/W
<a href="#">SOC_ETM_CH49_TASK_ID_REG</a>	Channel49 task ID register	0x01A4	R/W
<a href="#">SOC_ETM_CLK_EN_REG</a>	ETM clock enable register	0x01A8	R/W
<b>Version Register</b>			
<a href="#">SOC_ETM_DATE_REG</a>	Version control register	0x01AC	R/W

## 10.5 Registers

The addresses in this section are relative to Event Task Matrix base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 10.1. SOC\_ETM\_CH\_ENA\_AD0\_REG (0x0000)**

SOC_ETM_CH_ENABLED31 SOC_ETM_CH_ENABLED30 SOC_ETM_CH_ENABLED29 SOC_ETM_CH_ENABLED28 SOC_ETM_CH_ENABLED27 SOC_ETM_CH_ENABLED26 SOC_ETM_CH_ENABLED25 SOC_ETM_CH_ENABLED24 SOC_ETM_CH_ENABLED23 SOC_ETM_CH_ENABLED22 SOC_ETM_CH_ENABLED21 SOC_ETM_CH_ENABLED20 SOC_ETM_CH_ENABLED19 SOC_ETM_CH_ENABLED18 SOC_ETM_CH_ENABLED17 SOC_ETM_CH_ENABLED16 SOC_ETM_CH_ENABLED15 SOC_ETM_CH_ENABLED14 SOC_ETM_CH_ENABLED13 SOC_ETM_CH_ENABLED12 SOC_ETM_CH_ENABLED11 SOC_ETM_CH_ENABLED10 SOC_ETM_CH_ENABLED9 SOC_ETM_CH_ENABLED8 SOC_ETM_CH_ENABLED7 SOC_ETM_CH_ENABLED6 SOC_ETM_CH_ENABLED5 SOC_ETM_CH_ENABLED4 SOC_ETM_CH_ENABLED3 SOC_ETM_CH_ENABLED2 SOC_ETM_CH_ENABLED1 SOC_ETM_CH_ENABLED0																																		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

**SOC\_ETM\_CH\_ENABLED $n$  ( $n$ : 0-31)** Represents the status of channel $n$ .

- 0: Disabled
- 1: Enabled
- (R/WTC/SS)

**Register 10.2. SOC\_ETM\_CH\_ENA\_AD0\_SET\_REG (0x0004)**

SOC_ETM_CH_ENABLE31 SOC_ETM_CH_ENABLE30 SOC_ETM_CH_ENABLE29 SOC_ETM_CH_ENABLE28 SOC_ETM_CH_ENABLE27 SOC_ETM_CH_ENABLE26 SOC_ETM_CH_ENABLE25 SOC_ETM_CH_ENABLE24 SOC_ETM_CH_ENABLE23 SOC_ETM_CH_ENABLE22 SOC_ETM_CH_ENABLE21 SOC_ETM_CH_ENABLE20 SOC_ETM_CH_ENABLE19 SOC_ETM_CH_ENABLE18 SOC_ETM_CH_ENABLE17 SOC_ETM_CH_ENABLE16 SOC_ETM_CH_ENABLE15 SOC_ETM_CH_ENABLE14 SOC_ETM_CH_ENABLE13 SOC_ETM_CH_ENABLE12 SOC_ETM_CH_ENABLE11 SOC_ETM_CH_ENABLE10 SOC_ETM_CH_ENABLE9 SOC_ETM_CH_ENABLE8 SOC_ETM_CH_ENABLE7 SOC_ETM_CH_ENABLE6 SOC_ETM_CH_ENABLE5 SOC_ETM_CH_ENABLE4 SOC_ETM_CH_ENABLE3 SOC_ETM_CH_ENABLE2 SOC_ETM_CH_ENABLE1 SOC_ETM_CH_ENABLE0																																	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

**SOC\_ETM\_CH\_ENABLE $n$  ( $n$ : 0-31)** Configures whether to enable channel $n$ .

- 0: Invalid. No effect
- 1: Enable
- (WT)









# 11 System Timer (SYSTIMER)

## 11.1 Overview

ESP32-C6 provides a 52-bit timer, which can be used to generate tick interrupts for operating system, or be used as a general timer to generate periodic interrupts or one-time interrupts. With the help of the RTC timer, system timer can be kept up to date after Light-sleep or Deep-sleep.

The timer consists of two counters: UNIT0 and UNIT1. The counter values can be monitored by three comparators COMP0, COMP1, and COMP2. See the timer block diagram on Figure 11-1.




Figure 11-1. System Timer Structure

## 11.2 Features

The system timer has the following features:

- Two 52-bit counters and three 52-bit comparators
- Software accessing registers clocked by APB\_CLK
- CNT\_CLK used for counting, with an average frequency of 16 MHz in two counting cycles
- 40 MHz XTAL\_CLK as the clock source of CNT\_CLK
- 52-bit alarm values (t) and 26-bit alarm periods ( $\delta t$ )
- Two modes to generate alarms:
  - Target mode: only a one-time alarm is generated based on the alarm value (t)
  - Period mode: periodic alarms are generated based on the alarm period ( $\delta t$ )
- Three comparators generating three independent interrupts based on configured alarm value (t) or alarm period ( $\delta t$ )
- Able to load back sleep time recorded by RTC timer via software after Deep-sleep or Light-sleep
- Able to stall or continue running when CPU stalls or enters the on-chip-debugging mode

- Alarm for Event Task Matrix (ETM) event

### 11.3 Clock Source Selection

The counters and comparators use XTAL\_CLK or RC\_FAST\_CLK as the clock sources. The clock source can be selected by configuring field `PCR_SYSTIMER_FUNC_CLK_SEL` in register `PCR_SYSTIMER_FUNC_CLK_CONF_REG`. After XTAL\_CLK is scaled by a fractional divider, a  $f_{XTAL\_CLK}/3$  clock is generated in one count cycle and a  $f_{XTAL\_CLK}/2$  clock in another count cycle. The average clock frequency is  $f_{XTAL\_CLK}/2.5$ , which is 16 MHz, i.e. the CNT\_CLK in Figure 11-2. The timer counter is incremented by  $1/16 \mu s$  on each CNT\_CLK cycle.

Software operation such as configuring registers is clocked by APB\_CLK. For more information about APB\_CLK, see Chapter 7 *Reset and Clock*.

The following two bits of system registers are also used to control the system timer:

- Set `PCR_SYSTIMER_CLK_EN` in register `PCR_SYSTIMER_CONF_REG` to enable APB\_CLK signal to the system timer.
- Set `PCR_SYSTIMER_RST_EN` in register `PCR_SYSTIMER_CONF_REG` to reset the system timer.

Note that if the timer is reset, its registers will be restored to their default values. For more information, please refer to Chapter 15 *System Registers (HP\_SYSTEM)*.

### 11.4 Functional Description




Figure 11-2. System Timer Alarm Generation

Figure 11-2 shows the procedure to generate alarm in system timer. In this process, one timer counter and one timer comparator are used. An alarm interrupt will be generated accordingly based on the comparison result in comparator.

#### 11.4.1 Counter

The system timer has two 52-bit timer counters, shown as UNIT $n$  ( $n = 0$  or  $1$ ). Their counting clock source is a 16 MHz clock, i.e. CNT\_CLK. Whether UNIT $n$  works or not is controlled by two bits in register `SYSTIMER_CONF_REG`:

- `SYSTIMER_TIMER_UNITn_WORK_EN`: set this bit to enable the counter UNIT $n$  in system timer.

- [SYSTIMER\\_TIMER\\_UNIT \$n\$ \\_CORE0\\_STALL\\_EN](#): if this bit is set, the counter UNIT $n$  stops when CPU is stalled. The counter continues its counting after the CPU resumes.

The configuration of the two bits to control the counter UNIT $n$  is shown below, assuming that CPU is stalled.

**Table 11-1. UNIT $n$  Configuration Bits**

<a href="#">SYSTIMER_TIMER_UNIT<math>n</math>_WORK_EN</a>	<a href="#">SYSTIMER_TIMER_UNIT<math>n</math>_CORE0_STALL_EN</a>	Counter UNIT $n$
0	x*	Not at work
1	1	Stop counting, but will continue its counting after the CPU resumes
1	0	Keep counting

\* x: Don't-care.

When the counter UNIT $n$  is at work, the count value is incremented on each counting cycle. When the counter UNIT $n$  is stopped, the count value stops increasing and keeps unchanged.

The lower 32 and higher 20 bits of initial count value are loaded from the registers [SYSTIMER\\_TIMER\\_UNIT \$n\$ \\_LOAD\\_LO](#) and [SYSTIMER\\_TIMER\\_UNIT \$n\$ \\_LOAD\\_HI](#). Writing 1 to the bit [SYSTIMER\\_TIMER\\_UNIT \$n\$ \\_LOAD](#) will trigger a reload event, and the current count value will be changed immediately. If UNIT $n$  is at work, the counter will continue to count up from the new reloaded value.

Writing 1 to [SYSTIMER\\_TIMER\\_UNIT \$n\$ \\_UPDATE](#) will trigger an update event. The lower 32 and higher 20 bits of current count value will be locked into the registers [SYSTIMER\\_TIMER\\_UNIT \$n\$ \\_VALUE\\_LO](#) and [SYSTIMER\\_TIMER\\_UNIT \$n\$ \\_VALUE\\_HI](#), and then [SYSTIMER\\_TIMER\\_UNIT \$n\$ \\_VALUE\\_VALID](#) is asserted. Before the next update event, the values of [SYSTIMER\\_TIMER\\_UNIT \$n\$ \\_VALUE\\_LO](#) and [SYSTIMER\\_TIMER\\_UNIT \$n\$ \\_VALUE\\_HI](#) remain unchanged.

### 11.4.2 Comparator and Alarm

The system timer has three 52-bit comparators, shown as COMP $x$  ( $x = 0, 1, \text{ or } 2$ ). The comparators can generate independent interrupts based on different alarm values ( $t$ ) or alarm periods ( $\delta t$ ).

Configure [SYSTIMER\\_TARGET \$x\$ \\_PERIOD\\_MODE](#) to choose from the two alarm modes for each COMP $x$ :

- 1: period mode
- 0: target mode

In period mode, the alarm period ( $\delta t$ ) is provided by the register [SYSTIMER\\_TARGET \$x\$ \\_PERIOD](#). Assuming that current count value is  $t_1$ , when it reaches  $(t_1 + \delta t)$ , an alarm interrupt will be generated. When the counter value reaches  $(t_1 + 2 * \delta t)$ , another alarm interrupt also will be generated. By such way, periodic alarms are generated.

In target mode, the lower 32 bits and higher 20 bits of the alarm value ( $t$ ) are provided by [SYSTIMER\\_TIMER\\_TARGET \$x\$ \\_LO](#) and [SYSTIMER\\_TIMER\\_TARGET \$x\$ \\_HI](#). Assuming that current count value is  $t_2$  ( $t_2 \leq t$ ), an alarm interrupt will be generated when the count value reaches the alarm value ( $t$ ). Unlike in period mode, only one alarm interrupt is generated in target mode.

`SYSTIMER_TARGETx_TIMER_UNIT_SEL` is used to choose the count value from which timer counter to be compared for alarm:

- 1: Use the count value from UNIT1
- 0: Use the count value from UNIT0

Finally, set `SYSTIMER_TARGETx_WORK_EN` and `COMPx` starts to compare the count value:

- In target mode, `COMPx` compares with the alarm value ( $t$ ).
- In period mode, `COMPx` compares with the alarm period ( $t_1 + n * \delta t$ ).

An alarm is generated when the count value equals to the alarm value ( $t$ ) in target mode or to the start value +  $n * \text{alarm period } \delta t$  ( $n = 1, 2, 3 \dots$ ) in period mode. But if the alarm value ( $t$ ) set in registers is less than current count value, i.e. the target has already passed, when the current count value is larger than the alarm value ( $t$ ) within a range ( $0 \sim 2^{51} - 1$ ), an alarm interrupt is also generated immediately. No matter in target mode or period mode, the low 32 bits and high 20 bits of the real alarm value can always be read from `SYSTIMER_TARGETx_LO_RO` and `SYSTIMER_TARGETx_HI_RO`. The alarm trigger point and the relationship between current count value  $t_c$  and the alarm value  $t_t$  are shown below.

**Table 11-2. Trigger Point**

Relationship Between $t_c$ and $t_t$	Trigger Point
$t_c - t_t \leq 0$	$t_c = t_t$ , an alarm is triggered.
$0 < t_c - t_t < 2^{51} - 1$ ( $t_c < 2^{51}$ and $t_t < 2^{51}$ , or $t_c \geq 2^{51}$ and $t_t \geq 2^{51}$ )	An alarm is triggered immediately.
$t_c - t_t \geq 2^{51} - 1$	$t_c$ overflows after counting to its maximum value 52'hffffffff, and then starts counting up from 0. When its value reaches $t_t$ , an alarm is triggered.

### 11.4.3 Event Task Matrix

Event Task Matrix (ETM) events are generated by peripherals, which can help set up some specific functions to other peripherals or modules without CPU involvement. Please refer to chapter 10 *Event Task Matrix (ETM)* for more details.

When `SYSTIMER_ETM_EN` is set to 1, the alarm pulses generated by `COMPx` can trigger the ETM events of `etm_SYSTIMER_evt_cnt_cmpx`, which are used to drive other modules' ETM tasks.

### 11.4.4 Synchronization Operation

The clock (APB\_CLK) used in software operation is separate from CNT\_CLK to drive the timer counters and comparators. Synchronization is needed for some configuration registers. A complete synchronization action takes two steps:

1. Software writes specific values to configuration fields, see the first column in Table 11-3.
2. Software writes 1 to corresponding bits to start synchronization, see the second column in Table 11-3.

**Table 11-3. Synchronization Operation for Configuration Registers**

Configuration Fields	Synchronization Enable Bit
SYSTIMER_TIMER_UNIT $n$ _LOAD_LO SYSTIMER_TIMER_UNIT $n$ _LOAD_HI	SYSTIMER_TIMER_UNIT $n$ _LOAD
SYSTIMER_TARGET $x$ _PERIOD SYSTIMER_TIMER_TARGET $x$ _HI SYSTIMER_TIMER_TARGET $x$ _LO	SYSTIMER_TIMER_COMP $x$ _LOAD

Synchronization is also needed for reading some status registers since the timer counter related status have a different clock than APB\_CLK. A complete synchronization action takes three steps:

1. Software writes specific values to the updating register SYSTIMER\_TIMER\_UNIT $n$ \_UPDATE.
2. Software reads the corresponding bit SYSTIMER\_TIMER\_UNIT $n$ \_VALUE\_VALID to be valid to check synchronization is done.
3. Software reads corresponding status registers SYSTIMER\_TIMER\_UNIT $n$ \_VALUE\_HI and SYSTIMER\_TIMER\_UNIT $n$ \_VALUE\_LO.

#### 11.4.5 Interrupt

Each comparator has one level-type alarm interrupt, named as SYSTIMER\_TARGET $x$ \_INT. Interrupts signal is asserted high when the comparator starts to alarm. Until the interrupt is cleared by software, it remains high. To enable interrupts, set the bit SYSTIMER\_TARGET $x$ \_INT\_ENA.

## 11.5 Programming Procedure

### 11.5.1 Read Current Count Value

1. Set SYSTIMER\_TIMER\_UNIT $n$ \_UPDATE to update the current count value of COMP $x$  into SYSTIMER\_TIMER\_UNIT $n$ \_VALUE\_HI and SYSTIMER\_TIMER\_UNIT $n$ \_VALUE\_LO.
2. Poll the reading of SYSTIMER\_TIMER\_UNIT $n$ \_VALUE\_VALID till it's 1. Then, user can read the count value from SYSTIMER\_TIMER\_UNIT $n$ \_VALUE\_HI and SYSTIMER\_TIMER\_UNIT $n$ \_VALUE\_LO.
3. Read the lower 32 bits and higher 20 bits from SYSTIMER\_TIMER\_UNIT $n$ \_VALUE\_LO and SYSTIMER\_TIMER\_UNIT $n$ \_VALUE\_HI respectively.

### 11.5.2 Configure One-Time Alarm in Target Mode

1. Set SYSTIMER\_TARGET $x$ \_TIMER\_UNIT\_SEL to select the counter (UNIT0 or UNIT1) used for COMP $x$ .
2. Read current count value, see Section 11.5.1. This value will be used to calculate the alarm value (t) in Step 4.
3. Clear SYSTIMER\_TARGET $x$ \_PERIOD\_MODE to enable target mode.
4. Set an alarm value (t), and fill its lower 32 bits to SYSTIMER\_TIMER\_TARGET $x$ \_LO, and the higher 20 bits to SYSTIMER\_TIMER\_TARGET $x$ \_HI.



5. Set `SYSTIMER_TIMER_COMPx_LOAD` to synchronize the alarm value (t) to `COMPx`, i.e., load the alarm value (t) to the `COMPx`.
6. Set `SYSTIMER_TARGETx_WORK_EN` to enable the selected `COMPx`. `COMPx` starts comparing the count value with the alarm value (t).
7. Set `SYSTIMER_TARGETx_INT_ENA` to enable timer interrupt. When `Unitn` counts to the alarm value (t), a `SYSTIMER_TARGETx_INT` interrupt is triggered.

### 11.5.3 Configure Periodic Alarms in Period Mode

1. Set `SYSTIMER_TARGETx_TIMER_UNIT_SEL` to select the counter (`UNIT0` or `UNIT1`) used for `COMPx`.
2. Set an alarm period ( $\delta t$ ), and fill it to `SYSTIMER_TARGETx_PERIOD`.
3. Set `SYSTIMER_TIMER_COMPx_LOAD` to synchronize the alarm period ( $\delta t$ ) to `COMPx`, i.e., load the alarm period ( $\delta t$ ) to `COMPx`.
4. Set `SYSTIMER_TARGETx_PERIOD_MODE` to configure `COMPx` into period mode.
5. Set `SYSTIMER_TARGETx_WORK_EN` to enable the selected `COMPx`. `COMPx` starts comparing the count value with the sum of (start value +  $n * \delta t$ ) ( $n = 1, 2, 3 \dots$ ).
6. Set `SYSTIMER_TARGETx_INT_ENA` to enable timer interrupt. A `SYSTIMER_TARGETx_INT` interrupt is triggered when `Unitn` counts to start value +  $n * \delta t$  ( $n = 1, 2, 3 \dots$ ) set in Step 2.

### 11.5.4 Update After Deep-sleep and Light-sleep

1. Configure RTC timer before the chip goes to Deep-sleep or Light-sleep, to record the exact sleep time. For more information, see Chapter 3 *Low-Power Management [to be added later]*.
2. Read the sleep time from RTC timer when the chip is woken up from Deep-sleep or Light-sleep.
3. Read current count value of system timer, see Section 11.5.1.
4. Convert the time value recorded by RTC timer from the clock cycles based on `RTC_SLOW_CLK` to that based on 16 MHz `CNT_CLK`. For example, if the frequency of `RTC_SLOW_CLK` is 32 kHz, the recorded RTC timer value should be converted by multiplying by 500.
5. Add the converted RTC value to current count value of system timer:
  - Fill the new value into `SYSTIMER_TIMER_UNITn_LOAD_LO` (low 32 bits) and `SYSTIMER_TIMER_UNITn_LOAD_HI` (high 20 bits).
  - Set `SYSTIMER_TIMER_UNITn_LOAD` to load new timer value into system timer. By such way, the system timer is updated.

## 11.6 Register Summary

The addresses in this section are relative to system timer base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).


Name	Description	Address	Access
<b>Clock Control Register</b>			
<a href="#">SYSTIMER_CONF_REG</a>	Configure system timer clock	0x0000	R/W
<b>UNIT0 Control and Configuration Registers</b>			
<a href="#">SYSTIMER_UNIT0_OP_REG</a>	Read UNIT0 value to registers	0x0004	varies
<a href="#">SYSTIMER_UNIT0_LOAD_HI_REG</a>	High 20 bits to be loaded to UNIT0	0x000C	R/W
<a href="#">SYSTIMER_UNIT0_LOAD_LO_REG</a>	Low 32 bits to be loaded to UNIT0	0x0010	R/W
<a href="#">SYSTIMER_UNIT0_VALUE_HI_REG</a>	UNIT0 value, high 20 bits	0x0040	RO
<a href="#">SYSTIMER_UNIT0_VALUE_LO_REG</a>	UNIT0 value, low 32 bits	0x0044	RO
<a href="#">SYSTIMER_UNIT0_LOAD_REG</a>	UNIT0 synchronization register	0x005C	WT
<b>UNIT1 Control and Configuration Registers</b>			
<a href="#">SYSTIMER_UNIT1_OP_REG</a>	Read UNIT1 value to registers	0x0008	varies
<a href="#">SYSTIMER_UNIT1_LOAD_HI_REG</a>	High 20 bits to be loaded to UNIT1	0x0014	R/W
<a href="#">SYSTIMER_UNIT1_LOAD_LO_REG</a>	Low 32 bits to be loaded to UNIT1	0x0018	R/W
<a href="#">SYSTIMER_UNIT1_VALUE_HI_REG</a>	UNIT1 value, high 20 bits	0x0048	RO
<a href="#">SYSTIMER_UNIT1_VALUE_LO_REG</a>	UNIT1 value, low 32 bits	0x004C	RO
<a href="#">SYSTIMER_UNIT1_LOAD_REG</a>	UNIT1 synchronization register	0x0060	WT
<b>Comparator0 Control and Configuration Registers</b>			
<a href="#">SYSTIMER_TARGET0_HI_REG</a>	Alarm value to be loaded to COMP0, high 20 bits	0x001C	R/W
<a href="#">SYSTIMER_TARGET0_LO_REG</a>	Alarm value to be loaded to COMP0, low 32 bits	0x0020	R/W
<a href="#">SYSTIMER_TARGET0_CONF_REG</a>	Configure COMP0 alarm mode	0x0034	R/W
<a href="#">SYSTIMER_COMP0_LOAD_REG</a>	COMP0 synchronization register	0x0050	WT
<b>Comparator1 Control and Configuration Registers</b>			
<a href="#">SYSTIMER_TARGET1_HI_REG</a>	Alarm value to be loaded to COMP1, high 20 bits	0x0024	R/W
<a href="#">SYSTIMER_TARGET1_LO_REG</a>	Alarm value to be loaded to COMP1, low 32 bits	0x0028	R/W
<a href="#">SYSTIMER_TARGET1_CONF_REG</a>	Configure COMP1 alarm mode	0x0038	R/W
<a href="#">SYSTIMER_COMP1_LOAD_REG</a>	COMP1 synchronization register	0x0054	WT
<b>Comparator2 Control and Configuration Registers</b>			
<a href="#">SYSTIMER_TARGET2_HI_REG</a>	Alarm value to be loaded to COMP2, high 20 bits	0x002C	R/W
<a href="#">SYSTIMER_TARGET2_LO_REG</a>	Alarm value to be loaded to COMP2, low 32 bits	0x0030	R/W
<a href="#">SYSTIMER_TARGET2_CONF_REG</a>	Configure COMP2 alarm mode	0x003C	R/W
<a href="#">SYSTIMER_COMP2_LOAD_REG</a>	COMP2 synchronization register	0x0058	WT
<b>Interrupt Registers</b>			
<a href="#">SYSTIMER_INT_ENA_REG</a>	Interrupt enable register of system timer	0x0064	R/W
<a href="#">SYSTIMER_INT_RAW_REG</a>	Interrupt raw register of system timer	0x0068	R/WTC/SS
<a href="#">SYSTIMER_INT_CLR_REG</a>	Interrupt clear register of system timer	0x006C	WT
<a href="#">SYSTIMER_INT_ST_REG</a>	Interrupt status register of system timer	0x0070	RO
<b>COMP0 Status Registers</b>			
<a href="#">SYSTIMER_REAL_TARGET0_LO_REG</a>	Actual target value of COMP0, low 32 bits	0x0074	RO

Name	Description	Address	Access
<a href="#">SYSTIMER_REAL_TARGET0_HI_REG</a>	Actual target value of COMP0, high 20 bits	0x0078	RO
<b>COMP1 Status Registers</b>			
<a href="#">SYSTIMER_REAL_TARGET1_LO_REG</a>	Actual target value of COMP1, low 32 bits	0x007C	RO
<a href="#">SYSTIMER_REAL_TARGET1_HI_REG</a>	Actual target value of COMP1, high 20 bits	0x0080	RO
<b>COMP2 Status Registers</b>			
<a href="#">SYSTIMER_REAL_TARGET2_LO_REG</a>	Actual target value of COMP2, low 32 bits	0x0084	RO
<a href="#">SYSTIMER_REAL_TARGET2_HI_REG</a>	Actual target value of COMP2, high 20 bits	0x0088	RO
<b>Version Register</b>			
<a href="#">SYSTIMER_DATE_REG</a>	Version control register	0x00FC	R/W





**Register 11.3. SYSTIMER\_UNIT0\_LOAD\_HI\_REG (0x000C)**




**SYSTIMER\_TIMER\_UNIT0\_LOAD\_HI** Configures the value to be loaded to UNIT0, high 20 bits. (R/W)

**Register 11.4. SYSTIMER\_UNIT0\_LOAD\_LO\_REG (0x0010)**




**SYSTIMER\_TIMER\_UNIT0\_LOAD\_LO** Configures the value to be loaded to UNIT0, low 32 bits. (R/W)

**Register 11.5. SYSTIMER\_UNIT0\_VALUE\_HI\_REG (0x0040)**




**SYSTIMER\_TIMER\_UNIT0\_VALUE\_HI** Represents UNIT0 read value, high 20 bits. (RO)

**Register 11.6. SYSTIMER\_UNIT0\_VALUE\_LO\_REG (0x0044)**



**SYSTIMER\_TIMER\_UNIT0\_VALUE\_LO** Represents UNIT0 read value, low 32 bits. (RO)

**Register 11.7. SYSTIMER\_UNIT0\_LOAD\_REG (0x005C)**



**SYSTIMER\_TIMER\_UNIT0\_LOAD** Configures whether or not to reload the value of UNIT0, i.e., reloads the values of [SYSTIMER\\_TIMER\\_UNIT0\\_VALUE\\_HI](#) and [SYSTIMER\\_TIMER\\_UNIT0\\_VALUE\\_LO](#) to UNIT0.


0: No effect

1: Reload the value of UNIT0


(WT)






**Register 11.10. SYSTIMER\_UNIT1\_LOAD\_LO\_REG (0x0018)**

**SYSTIMER\_TIMER\_UNIT1\_LOAD\_LO** Configures the value to be loaded to UNIT1, low 32 bits.  
(R/W)


**Register 11.11. SYSTIMER\_UNIT1\_VALUE\_HI\_REG (0x0048)**

**SYSTIMER\_TIMER\_UNIT1\_VALUE\_HI** Represents UNIT1 read value, high 20 bits. (RO)

**Register 11.12. SYSTIMER\_UNIT1\_VALUE\_LO\_REG (0x004C)**


**SYSTIMER\_TIMER\_UNIT1\_VALUE\_LO** Represents UNIT1 read value, low 32 bits. (RO)

**Register 11.13. SYSTIMER\_UNIT1\_LOAD\_REG (0x0060)**




**SYSTIMER\_TIMER\_UNIT1\_LOAD** Configures whether or not to reload the value of UNIT1, i.e., reload the values of [SYSTIMER\\_TIMER\\_UNIT1\\_VALUE\\_HI](#) and [SYSTIMER\\_TIMER\\_UNIT1\\_VALUE\\_LO](#) to UNIT1.  
 0: No effect  
 1: Reload the value of UNIT1  
 (WT)

**Register 11.14. SYSTIMER\_TARGET0\_HI\_REG (0x001C)**




**SYSTIMER\_TIMER\_TARGET0\_HI** Configures the alarm value to be loaded to COMP0, high 20 bits.  
 (R/W)

**Register 11.15. SYSTIMER\_TARGET0\_LO\_REG (0x0020)**



**SYSTIMER\_TIMER\_TARGET0\_LO** Configures the alarm value to be loaded to COMP0, low 32 bits.  
 (R/W)

**Register 11.16. SYSTIMER\_TARGET0\_CONF\_REG (0x0034)**



**SYSTIMER\_TARGET0\_PERIOD** Configures COMP0 alarm period. (R/W)


**SYSTIMER\_TARGET0\_PERIOD\_MODE** Selects the two alarm modes for COMP0.

- 0: Target mode
  - 1: Period mode
- (R/W)

**SYSTIMER\_TARGET0\_TIMER\_UNIT\_SEL** Chooses the counter value for comparison with COMP0.

- 0: Use the count value from UNIT0
  - 1: Use the count value from UNIT1
- (R/W)


**Register 11.17. SYSTIMER\_COMP0\_LOAD\_REG (0x0050)**



**SYSTIMER\_TIMER\_COMP0\_LOAD** Configures whether or not to enable COMP0 synchronization, i.e., reload the alarm value/period to COMP0.


- 0: No effect
  - 1: Enable COMP0 synchronization
- (WT)

**Register 11.18. SYSTIMER\_TARGET1\_HI\_REG (0x0024)**




**SYSTIMER\_TIMER\_TARGET1\_HI** Configures the alarm value to be loaded to COMP1, high 20 bits.  
(R/W)

**Register 11.19. SYSTIMER\_TARGET1\_LO\_REG (0x0028)**



**SYSTIMER\_TIMER\_TARGET1\_LO** Configures the alarm value to be loaded to COMP1, low 32 bits.  
(R/W)

**Register 11.20. SYSTIMER\_TARGET1\_CONF\_REG (0x0038)**




**SYSTIMER\_TARGET1\_PERIOD** Configures COMP1 alarm period. (R/W)

**SYSTIMER\_TARGET1\_PERIOD\_MODE** Selects the two alarm modes for COMP1. See details in [SYSTIMER\\_TARGET0\\_PERIOD\\_MODE](#). (R/W)

**SYSTIMER\_TARGET1\_TIMER\_UNIT\_SEL** Chooses the counter value for comparison with COMP1. See details in [SYSTIMER\\_TARGET0\\_TIMER\\_UNIT\\_SEL](#). (R/W)


**Register 11.21. SYSTIMER\_COMP1\_LOAD\_REG (0x0054)**



**SYSTIMER\_TIMER\_COMP1\_LOAD** Configures whether or not to enable COMP1 synchronization, i.e., reload the alarm value/period to COMP1.


- 0: No effect
- 1: Enable COMP1 synchronization (WT)

**Register 11.22. SYSTIMER\_TARGET2\_HI\_REG (0x002C)**




**SYSTIMER\_TIMER\_TARGET2\_HI** Configures the alarm value to be loaded to COMP2, high 20 bits.  
(R/W)

**Register 11.23. SYSTIMER\_TARGET2\_LO\_REG (0x0030)**



**SYSTIMER\_TIMER\_TARGET2\_LO** Configures the alarm value to be loaded to COMP2, low 32 bits.  
(R/W)

**Register 11.24. SYSTIMER\_TARGET2\_CONF\_REG (0x003C)**




**SYSTIMER\_TARGET2\_PERIOD** Configures COMP2 alarm period. (R/W)

**SYSTIMER\_TARGET2\_PERIOD\_MODE** Configures the two alarm modes for COMP2. See details in [SYSTIMER\\_TARGET0\\_PERIOD\\_MODE](#). (R/W)


**SYSTIMER\_TARGET2\_TIMER\_UNIT\_SEL** Chooses the counter value for comparison with COMP2. See details in [SYSTIMER\\_TARGET0\\_TIMER\\_UNIT\\_SEL](#). (R/W)

**Register 11.25. SYSTIMER\_COMP2\_LOAD\_REG (0x0058)**



**SYSTIMER\_TIMER\_COMP2\_LOAD** Configures whether or not to enable COMP2 synchronization, i.e., reload the alarm value/period to COMP2.  
 0: No effect  
 1: Enable COMP2 synchronization (WT)

**Register 11.26. SYSTIMER\_INT\_ENA\_REG (0x0064)**




**SYSTIMER\_TARGET0\_INT\_ENA** Write 1 to enable SYSTIMER\_TARGET0\_INT. (R/W)

**SYSTIMER\_TARGET1\_INT\_ENA** Write 1 to enable SYSTIMER\_TARGET1\_INT. (R/W)

**SYSTIMER\_TARGET2\_INT\_ENA** Write 1 to enable SYSTIMER\_TARGET2\_INT. (R/W)

**Register 11.27. SYSTIMER\_INT\_RAW\_REG (0x0068)**




**SYSTIMER\_TARGET0\_INT\_RAW** The raw interrupt status of SYSTIMER\_TARGET0\_INT. (R/WTC/SS)

**SYSTIMER\_TARGET1\_INT\_RAW** The raw interrupt status of SYSTIMER\_TARGET1\_INT. (R/WTC/SS)

**SYSTIMER\_TARGET2\_INT\_RAW** The raw interrupt status of SYSTIMER\_TARGET2\_INT. (R/WTC/SS)



**Register 11.28. SYSTIMER\_INT\_CLR\_REG (0x006C)**




**SYSTIMER\_TARGET0\_INT\_CLR** Write 1 to clear SYSTIMER\_TARGET0\_INT. (WT)

**SYSTIMER\_TARGET1\_INT\_CLR** Write 1 to clear SYSTIMER\_TARGET1\_INT. (WT)

**SYSTIMER\_TARGET2\_INT\_CLR** Write 1 to clear SYSTIMER\_TARGET2\_INT. (WT)

**Register 11.29. SYSTIMER\_INT\_ST\_REG (0x0070)**




**SYSTIMER\_TARGET0\_INT\_ST** The interrupt status of SYSTIMER\_TARGET0\_INT. (RO)

**SYSTIMER\_TARGET1\_INT\_ST** The interrupt status of SYSTIMER\_TARGET1\_INT. (RO)

**SYSTIMER\_TARGET2\_INT\_ST** The interrupt status of SYSTIMER\_TARGET2\_INT. (RO)

**Register 11.30. SYSTIMER\_REAL\_TARGET0\_LO\_REG (0x0074)**




**SYSTIMER\_TARGET0\_LO\_RO** Represents the actual target value of COMP0, low 32 bits. (RO)

**Register 11.31. SYSTIMER\_REAL\_TARGET0\_HI\_REG (0x0078)**



**SYSTIMER\_TARGET0\_HI\_RO** Represents the actual target value of COMP0, high 20 bits. (RO)

**Register 11.32. SYSTIMER\_REAL\_TARGET1\_LO\_REG (0x007C)**




**SYSTIMER\_TARGET1\_LO\_RO** Represents the actual target value of COMP1, low 32 bits. (RO)

**Register 11.33. SYSTIMER\_REAL\_TARGET1\_HI\_REG (0x0080)**




**SYSTIMER\_TARGET1\_HI\_RO** Represents the actual target value of COMP1, high 20 bits. (RO)

**Register 11.34. SYSTIMER\_REAL\_TARGET2\_LO\_REG (0x0084)**

**SYSTIMER\_TARGET2\_LO\_RO** Represents the actual target value of COMP2, low 32 bits. (RO)

**Register 11.35. SYSTIMER\_REAL\_TARGET2\_HI\_REG (0x0088)**

**SYSTIMER\_TARGET2\_HI\_RO** Represents the actual target value of COMP2, high 20 bits. (RO)

**Register 11.36. SYSTIMER\_DATE\_REG (0x00FC)**

**SYSTIMER\_DATE** Version control register. (R/W)

## 12 Timer Group (TIMG)

### 12.1 Overview

General-purpose timers can be used to precisely time an interval, trigger an interrupt after a particular interval (periodically and aperiodically), or act as a hardware clock. As shown in Figure 12-1, the ESP32-C6 chip contains two timer groups, namely timer group 0 and timer group 1. Each timer group consists of one general-purpose timer referred to as T0 and one Main System Watchdog Timer. The general-purpose timer is based on a 16-bit prescaler and a 54-bit auto-reload-capable up-down counter.




Figure 12-1. Timer Group Overview

Note that while the Main System Watchdog Timer registers are described in this chapter, their functional description is included in the Chapter 13 *Watchdog Timers (WDT)*. Therefore, the term "timer" within this chapter refers to the general-purpose timer.

### 12.2 Features

The timer's features are summarized as follows:

- A 54-bit time-base counter programmable to incrementing or decrementing
- Three clock sources: PLL\_F80M\_CLK or XTAL\_CLK or RC\_FAST\_CLK
- A 16-bit clock prescaler, from 2 to 65536
- Able to read real-time value of the time-base counter
- Able to halt and resume the time-base counter
- Programmable alarm generation
- Timer value reload — Auto-reload at alarm or software-controlled instant reload
- RTC slow clock RTC\_SLOW\_CLK frequency calculation
- Level interrupt generation
- Support several ETM tasks and events

## 12.3 Functional Description




Figure 12-2. Timer Group Architecture

Figure 12-2 is a diagram of timer T0 in a timer group. T0 contains a 16-bit integer divider as a prescaler, a timer-based counter and a comparator for alarm generation.

### 12.3.1 16-bit Prescaler and Clock Selection

Take the T0 in timer group 0 as an example:

- The timer can select its clock source by setting the `PCR_TG0_TIMER_CLK_SEL` field of the `PCR_TIMERGROUP0_TIMER_CLK_CONF_REG` register. When the field is 0, `XTAL_CLK` is selected; when the field is 1, `PLL_F80M_CLK` is selected and when the field is 2, `RC_FAST_CLK` is selected.
- The selected clock can be switched on by setting `PCR_TG0_TIMER_CLK_EN` field of the `PCR_TIMERGROUP0_TIMER_CLK_CONF_REG` register to 1 and switched off by setting it to 0. The clock is then divided by a 16-bit prescaler to generate the time-base counter clock (`TB_CLK`) used by the time-base counter. The divisor of the prescaler can be configured through the `TIMG_TO_DIVIDER` field.

`TIMG_TO_DIVIDER` field can be configured as 0 ~ 65535 for a divisor range of 2 ~ 65536. To be more specific, when `TIMG_TO_DIVIDER` is configured as:

- 0: the divisor is 65536
- 1: the divisor is 2
- 2: the divisor is also 2
- 3 ~ 65525: the divisor is 3 ~ 65535

To modify the 16-bit prescaler, please first configure the `TIMG_TO_DIVIDER` field, and then set `TIMG_TO_DIVCNT_RST` to 1. Meanwhile, the timer must be disabled (i.e. `TIMG_TO_EN` should be cleared). Otherwise, the result can be unpredictable.

### 12.3.2 54-bit Time-base Counter

The 54-bit time-base counter is based on `TB_CLK` and can be configured to increment or decrement via the `TIMG_TO_INCREASE` field. The time-base counter can be enabled or disabled by setting or clearing the `TIMG_TO_EN` field, respectively. When enabled, the time-base counter increments or decrements on each cycle of `TB_CLK`. When disabled, the time-base counter is essentially frozen. Note that the `TIMG_TO_INCREASE` field can be changed no matter whether `TIMG_TO_EN` is set or not, and this will cause the time-base counter to change direction instantly.

To read the 54-bit value of the time-base counter, the timer value must be latched to two registers before being read by the CPU (due to the CPU being 32-bit). By writing any value to the `TIMG_TOUPDATE_REG`, the current value of the 54-bit timer starts to be latched into the `TIMG_TOLO_REG` and `TIMG_TOHI_REG` registers containing the lower 32-bits and higher 22-bits, respectively. When `TIMG_TOUPDATE_REG` is cleared by hardware, it indicates the latch operation has been completed and current timer value can be read from the `TIMG_TOLO_REG` and `TIMG_TOHI_REG` registers. `TIMG_TOLO_REG` and `TIMG_TOHI_REG` registers will remain unchanged for the CPU to read in its own time until `TIMG_TOUPDATE_REG` is written to again.

### 12.3.3 Alarm Generation

A timer can be configured to trigger an alarm when the timer's current value matches the alarm value. An alarm will cause an interrupt to occur and (optionally) an automatic reload of the timer's current value (see Section 12.3.4).

The 54-bit alarm value is configured using `TIMG_TOALARMLO_REG` and `TIMG_TOALARMHI_REG`, which represent the lower 32-bits and higher 22-bits of the alarm value, respectively. However, the configured alarm value is ineffective until the alarm is enabled by setting the `TIMG_TO_ALARM_EN` field. To avoid alarm being enabled "too late" (i.e. the timer value has already passed the alarm value when the alarm is enabled), the hardware will trigger the alarm immediately if the current timer value is:

- higher than the alarm value (within a defined range) when the up-down counter increments
- lower than the alarm value (within a defined range) when the up-down counter decrements

Table 12-1 and Table 12-2 show the relationship between the current value of the timer, the alarm value, and when an alarm is triggered. The current time value and the alarm value are defined as follows:

- `TIMG_VALUE` = {`TIMG_TOHI_REG`, `TIMG_TOLO_REG`}
- `ALARM_VALUE` = {`TIMG_TOALARMHI_REG`, `TIMG_TOALARMLO_REG`}

**Table 12-1. Alarm Generation When Up-Down Counter Increments**

Scenario	Range	Alarm
1	$ALARM\_VALUE - TIMG\_VALUE > 2^{53}$	Triggered
2	$0 < ALARM\_VALUE - TIMG\_VALUE \leq 2^{53}$	Triggered when the up-down counter counts <code>TIMG_VALUE</code> up to <code>ALARM_VALUE</code>
3	$0 \leq TIMG\_VALUE - ALARM\_VALUE < 2^{53}$	Triggered
4	$TIMG\_VALUE - ALARM\_VALUE \geq 2^{53}$	Triggered when the up-down counter restarts counting up from 0 after reaching the timer's maximum value and counts <code>TIMG_VALUE</code> up to <code>ALARM_VALUE</code>

Table 12-2. Alarm Generation When Up-Down Counter Decrements

Scenario	Range	Alarm
5	$TIMG\_VALUE - ALARM\_VALUE > 2^{53}$	Triggered
6	$0 < TIMG\_VALUE - ALARM\_VALUE \leq 2^{53}$	Triggered when the up-down counter counts $TIMG\_VALUE$ down to $ALARM\_VALUE$
7	$0 \leq ALARM\_VALUE - TIMG\_VALUE < 2^{53}$	Triggered
8	$ALARM\_VALUE - TIMG\_VALUE \geq 2^{53}$	Triggered when the up-down counter restarts counting down from the timer's maximum value after reaching the minimum value and counts $TIMG\_VALUE$ down to $ALARM\_VALUE$

When an alarm occurs, the [TIMG\\_T0\\_ALARM\\_EN](#) field is automatically cleared and no alarm will occur again until the [TIMG\\_T0\\_ALARM\\_EN](#) is set next time.

### 12.3.4 Timer Reload

A timer is reloaded when a timer's current value is overwritten with a reload value stored in the [TIMG\\_T0\\_LOAD\\_LO](#) and [TIMG\\_T0\\_LOAD\\_HI](#) fields that correspond to the lower 32-bits and higher 22-bits of the timer's new value, respectively. However, writing a reload value to [TIMG\\_T0\\_LOAD\\_LO](#) and [TIMG\\_T0\\_LOAD\\_HI](#) will not cause the timer's current value to change. Instead, the reload value is ignored by the timer until a reload event occurs. A reload event can be triggered either by a software instant reload or an auto-reload at alarm.

A software instant reload is triggered by the CPU writing any value to [TIMG\\_T0LOAD\\_REG](#), which causes the timer's current value to be instantly reloaded. If [TIMG\\_T0\\_EN](#) is set, the timer will continue incrementing or decrementing from the new value. In this case if [TIMG\\_T0\\_ALARM\\_EN](#) is set, the timer will still trigger alarms in scenarios listed in Table 12-1 and 12-2. If [TIMG\\_T0\\_EN](#) is cleared, the timer will remain frozen at the new value until counting is re-enabled.

An auto-reload at alarm will cause a timer reload when an alarm occurs, thus allowing the timer to continue incrementing or decrementing from the reload value. This is generally useful for resetting the timer's value when using periodic alarms. To enable auto-reload at alarm, the [TIMG\\_T0\\_AUTORELOAD](#) field should be set. If not enabled, the timer's value will continue to increment or decrement past the alarm value after an alarm.

### 12.3.5 Event Task Matrix Function

In addition to using the APB (Advanced Peripheral Bus) method described above for configuring timer groups, some functions of the timer group can also be triggered by tasks generated by the Event Task Matrix (ETM) module. An ETM task is a pulse signal from the ETM module, and its original signal may come from the events of other modules or the events of its own module. Please refer to chapter 10 [Event Task Matrix \(ETM\)](#) for more details.

ETM tasks can help set up some specific functions without CPU involvement. The following ETM tasks are available for configuring timer groups.

- [TIMER<sub>n</sub>\\_TASK\\_CNT\\_START\\_TIMER0](#) (*n*:0-1): When triggered, it will enable the time-base counter.
- [TIMER<sub>n</sub>\\_TASK\\_CNT\\_STOP\\_TIMER0](#) (*n*:0-1): When triggered, it will disable the time-base counter.

**Note:**

The above two ETM tasks have the same function as the APB configuration [TIMG\\_TO\\_EN](#). When these operations occur at the same time, the priority of each operation from high to low is as follows:

1. `TIMER $n$ _TASK_CNT_START_TIMER0`: When triggered, it will enable the time-base counter;
2. `TIMER $n$ _TASK_CNT_STOP_TIMER0`: When triggered, it will disable the time-base counter;
3. APB configuration [TIMG\\_TO\\_EN](#): When triggered, it will enable or disable the time-base counter.

- `TIMER $n$ _TASK_ALARM_START_TIMER0` ( $n$ :0-1): When triggered, it will enable the alarm generation.

**Note:**

Alarm generation can also be configured through APB method and hardware events. When these operations occur at the same time, the priority of each operation from high to low is as follows:

1. `TIMER $n$ _TASK_ALARM_START_TIMER0`: When triggered, it will enable the alarm generation;
2. Alarm events: When triggered, it will disable the alarm generation;
3. APB configuration `TIMG_ALARM_EN`: When triggered, it will enable or disable the alarm generation.

- `TIMER $n$ _TASK_CNT_CAP_TIMER0` ( $n$ :0-1): When triggered, it will update the current counter value to the [TIMG\\_TOLO\\_REG](#) and [TIMG\\_TOHI\\_REG](#) registers.
- `TIMER $n$ _TASK_CNT_RELOAD_TIMER0` ( $n$ :0-1): When triggered, it will overwrite the current counter value with the reload value stored in [TIMG\\_TO\\_LOAD\\_LO](#) and [TIMG\\_TO\\_LOAD\\_HI](#).

Timer groups also have ETM events that drive tasks of their own or other modules. Timer groups trigger `TIMER $n$ _EVT_CNT_CMP_TIMER0` ( $n$ :0-1) by the alarm pulses.

All the ETM tasks and events will not take effect until the [TIMG\\_ETM\\_EN](#) is set to 1.

As mentioned above, a module's events can trigger its own tasks. For example, `TIMER $n$ _TASK_ALARM_START_TIMER0` ( $n$ :0-1) can be triggered by `TIMER $n$ _EVT_CNT_CMP_TIMER0` ( $n$ :0-1) to realize periodic alarm. For configuration steps, please refer to [12.4.4 Timer as Periodic Alarm by ETM](#).

### 12.3.6 RTC\_SLOW\_CLK Frequency Calculation

Using `XTAL_CLK` as a reference, it is possible to calculate the frequency of clock sources for `RTC_SLOW_CLK` (i.e. `RC_SLOW_CLK`, `RC_FAST_DIV_CLK`, and `XTAL32K_CLK`) as follows:

1. Start periodic or one-shot frequency calculation (see Section [12.4.5](#) for details);
2. Once receiving the signal to start calculation, the counter of `XTAL_CLK` and the counter of `RTC_SLOW_CLK` begin to work at the same time. When the counter of `RTC_SLOW_CLK` counts to `C0`, the two counters stop counting simultaneously;
3. Assume the value of `XTAL_CLK`'s counter is `C1`, and the frequency of `RTC_SLOW_CLK` would be calculated as:  $f_{rtc} = \frac{C0 \times f_{XTAL\_CLK}}{C1}$

### 12.3.7 Interrupts

Each timer has its own interrupt line that can be routed to the CPU, and thus each timer group has a total of two interrupt lines. Timers generate level interrupts that must be explicitly cleared by the CPU on each



triggering.

Interrupts are triggered after an alarm (or stage timeout for watchdog timers) occurs. Level interrupts will be held high after an alarm (or stage timeout) occurs, and will remain so until manually cleared. To enable a timer's interrupt, the `TIMG_TO_INT_ENA` bit should be set.

The interrupts of each timer group are governed by a set of registers. Each timer within the group has a corresponding bit in each of these registers:

- `TIMG_TO_INT_RAW` : An alarm event sets it to 1. The bit will remain set until the timer's corresponding bit in `TIMG_TO_INT_CLR` is written.
- `TIMG_WDT_INT_RAW` : A stage time out will set the timer's bit to 1. The bit will remain set until the timer's corresponding bit in `TIMG_WDT_INT_CLR` is written.
- `TIMG_TO_INT_ST` : Reflects the status of each timer's interrupt and is generated by masking the bits of `TIMG_TO_INT_RAW` with `TIMG_TO_INT_ENA`.
- `TIMG_WDT_INT_ST` : Reflects the status of each watchdog timer's interrupt and is generated by masking the bits of `TIMG_WDT_INT_RAW` with `TIMG_WDT_INT_ENA`.
- `TIMG_TO_INT_ENA` : Used to enable or mask the interrupt status bits of timers within the group.
- `TIMG_WDT_INT_ENA` : Used to enable or mask the interrupt status bits of watchdog timer within the group.
- `TIMG_TO_INT_CLR` : Used to clear a timer's interrupt by setting its corresponding bit to 1. The timer's corresponding bit in `TIMG_TO_INT_RAW` and `TIMG_TO_INT_ST` will be cleared as a result. Note that a timer's interrupt must be cleared before the next interrupt occurs.
- `TIMG_WDT_INT_CLR` : Used to clear a timer's interrupt by setting its corresponding bit to 1. The watchdog timer's corresponding bit in `TIMG_WDT_INT_RAW` and `TIMG_WDT_INT_ST` will be cleared as a result. Note that a watchdog timer's interrupt must be cleared before the next interrupt occurs.

## 12.4 Configuration and Usage

### 12.4.1 Timer as a Simple Clock

1. Configure the time-base counter
  - Select clock source by setting or clearing `PCR_TG0_TIMER_CLK_SEL` field.
  - Configure the 16-bit prescaler by setting `TIMG_TO_DIVIDER`.
  - Configure the timer direction by setting or clearing `TIMG_TO_INCREASE`.
  - Set the timer's starting value by writing the starting value to `TIMG_TO_LOAD_LO` and `TIMG_TO_LOAD_HI`, then reloading it into the timer by writing any value to `TIMG_TOLOAD_REG`.
2. Start the timer by setting `TIMG_TO_EN`.
3. Get the timer's current value.
  - Write any value to `TIMG_TOUPDATE_REG` to latch the timer's current value.
  - Wait until `TIMG_TOUPDATE_REG` is cleared by hardware.
  - Read the latched timer value from `TIMG_TOLO_REG` and `TIMG_TOHI_REG`.

### 12.4.2 Timer as One-shot Alarm

1. Configure the time-base counter following step 1 of Section 12.4.1.
2. Configure the alarm.
  - Configure the alarm value by setting `TIMG_TOALARMLO_REG` and `TIMG_TOALARMHI_REG`.
  - Enable interrupt by setting `TIMG_TO_INT_ENA`.
3. Disable auto reload by clearing `TIMG_TO_AUTORELOAD`.
4. Start the alarm by setting `TIMG_TO_ALARM_EN`.
5. Handle the alarm interrupt.
  - Clear the interrupt by setting the timer's corresponding bit in `TIMG_TO_INT_CLR`.
  - Disable the timer by clearing `TIMG_TO_EN`.

### 12.4.3 Timer as Periodic Alarm by APB

1. Configure the time-base counter following step 1 in Section 12.4.1.
2. Configure the alarm following step 2 in Section 12.4.2.
3. Enable auto reload by setting `TIMG_TO_AUTORELOAD` and configure the reload value via `TIMG_TO_LOAD_LO` and `TIMG_TO_LOAD_HI`.
4. Start the alarm by setting `TIMG_TO_ALARM_EN`.
5. Handle the alarm interrupt (repeat on each alarm iteration).
  - Clear the interrupt by setting the timer's corresponding bit in `TIMG_TO_INT_CLR`.
  - If the next alarm requires a new alarm value and reload value (i.e. different alarm interval per iteration), then `TIMG_TOALARMLO_REG`, `TIMG_TOALARMHI_REG`, `TIMG_TO_LOAD_LO`, and `TIMG_TO_LOAD_HI` should be reconfigured as needed. Otherwise, the aforementioned registers should remain unchanged.
  - Re-enable the alarm by setting `TIMG_TO_ALARM_EN`.
6. Stop the timer (on final alarm iteration).
  - Clear the interrupt by setting the timer's corresponding bit in `TIMG_TO_INT_CLR`.
  - Disable the timer by clearing `TIMG_TO_EN`.

### 12.4.4 Timer as Periodic Alarm by ETM

1. Enable the ETM module's clock
2. Map ETM event to ETM task (which means using the event to trigger the task)
  - If `TIMG_TO_AUTORELOAD` is set to 1, map `TIMERn_EVT_CNT_CMP_TIMER0` ( $n:0-1$ ) to the `TIMERn_TASK_ALARM_START_TIMER0` ( $n:0-1$ ) by one ETM channel.
  - If `TIMG_TO_AUTORELOAD` is set to 0, in addition to mapping `TIMERn_EVT_CNT_CMP_TIMER0` ( $n:0-1$ ) to the `TIMERn_TASK_ALARM_START_TIMER0` ( $n:0-1$ ), the `TIMERn_EVT_CNT_CMP_TIMER0`

( $n:0-1$ ) should also be mapped to `TIMER $n$ _TASK_CNT_RELOAD_TIMER0` ( $n:0-1$ ) by another ETM channel.

3. Choose to enable the one or two ETM channels.
4. Set `TIMER_ETM_EN` to 1 to enable timer group's ETM events and tasks.
5. Configure the time-base counter following step 1 in Section 12.4.1.
6. Configure the alarm following step 2 in Section 12.4.2.
7. Configure the reload value via `TIMG_TO_LOAD_LO` and `TIMG_TO_LOAD_HI`.
8. Handle the `TIMER $n$ _EVT_CNT_CMP_TIMER0` ( $n:0-1$ ).
  - When alarm generates, the `TIMER $n$ _EVT_CNT_CMP_TIMER0` ( $n:0-1$ ) also generates, and the alarm generation will be disabled by the alarm.
  - If `TIMG_TO_AUTORELOAD` is 1, the current counter value is overwritten by the reloaded value. The alarm generation will be reopened by `TIMER $n$ _TASK_ALARM_START_TIMER0` ( $n:0-1$ ).
  - If `TIMG_TO_AUTORELOAD` is 0, the current counter value is overwritten by the reloaded value because of the `TIMER $n$ _TASK_CNT_RELOAD_TIMER0` ( $n:0-1$ ). The alarm generation will be reopened by `TIMER $n$ _TASK_ALARM_START_TIMER0` ( $n:0-1$ ).
9. Stop the timer (on final alarm iteration).
  - Disable the ETM channels used to map timer group's event and task
  - Set `TIMER_ETM_EN` to 0.
  - Clear the interrupt by setting the timer's corresponding bit in `TIMG_TO_INT_CLR`.
  - Disable the timer by clearing `TIMG_TO_EN`.

### 12.4.5 RTC\_SLOW\_CLK Frequency Calculation

1. One-shot frequency calculation
  - Select the clock whose frequency is to be calculated (clock source of `RTC_SLOW_CLK`) via `TIMG_RTC_CALI_CLK_SEL`, and configure the time of calculation via `TIMG_RTC_CALI_MAX`.
  - Select one-shot frequency calculation by clearing `TIMG_RTC_CALI_START_CYCLING`, and enable the two counters via `TIMG_RTC_CALI_START`.
  - Once `TIMG_RTC_CALI_RDY` becomes 1, read `TIMG_RTC_CALI_VALUE` to get the value of `XTAL_CLK`'s counter, and calculate the frequency of `RTC_SLOW_CLK` according to the formula in Section 12.3.6.
2. Periodic frequency calculation
  - Select the clock whose frequency is to be calculated (clock source of `RTC_SLOW_CLK`) via `TIMG_RTC_CALI_CLK_SEL`, and configure the time of calculation via `TIMG_RTC_CALI_MAX`.
  - Select periodic frequency calculation by enabling `TIMG_RTC_CALI_START_CYCLING`.
  - When `TIMG_RTC_CALI_CYCLING_DATA_VLD` is 1, `TIMG_RTC_CALI_VALUE` is valid.
3. Timeout
 

If the counter of `RTC_SLOW_CLK` cannot finish counting in `TIMG_RTC_CALI_TIMEOUT_RST_CNT` cycles,

`TIMG_RTC_CALI_TIMEOUT` will be set to indicate a timeout.

## 12.5 Register Summary


The addresses in this section are relative to **Timer Group** base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>T0 control and configuration registers</b>			
<a href="#">TIMG_T0CONFIG_REG</a>	Timer 0 configuration register	0x0000	varies
<a href="#">TIMG_T0LO_REG</a>	Timer 0 current value, low 32 bits	0x0004	RO
<a href="#">TIMG_T0HI_REG</a>	Timer 0 current value, high 22 bits	0x0008	RO
<a href="#">TIMG_T0UPDATE_REG</a>	Write to copy current timer value to TIMGn_T0LO_REG or TIMGn_T0HI_REG	0x000C	R/W/SC
<a href="#">TIMG_T0ALARMLO_REG</a>	Timer 0 alarm value, low 32 bits	0x0010	R/W
<a href="#">TIMG_T0ALARMHI_REG</a>	Timer 0 alarm value, high bits	0x0014	R/W
<a href="#">TIMG_T0LOADLO_REG</a>	Timer 0 reload value, low 32 bits	0x0018	R/W
<a href="#">TIMG_T0LOADHI_REG</a>	Timer 0 reload value, high 22 bits	0x001C	R/W
<a href="#">TIMG_T0LOAD_REG</a>	Write to reload timer from TIMG_T0LOADLO_REG or TIMG_T0LOADHI_REG	0x0020	WT
<b>WDT control and configuration registers</b>			
<a href="#">TIMG_WDTCONFIG0_REG</a>	Watchdog timer configuration register	0x0048	varies
<a href="#">TIMG_WDTCONFIG1_REG</a>	Watchdog timer prescaler register	0x004C	varies
<a href="#">TIMG_WDTCONFIG2_REG</a>	Watchdog timer stage 0 timeout value	0x0050	R/W
<a href="#">TIMG_WDTCONFIG3_REG</a>	Watchdog timer stage 1 timeout value	0x0054	R/W
<a href="#">TIMG_WDTCONFIG4_REG</a>	Watchdog timer stage 2 timeout value	0x0058	R/W
<a href="#">TIMG_WDTCONFIG5_REG</a>	Watchdog timer stage 3 timeout value	0x005C	R/W
<a href="#">TIMG_WDTFEED_REG</a>	Write to feed the watchdog timer	0x0060	WT
<a href="#">TIMG_WDTWPROTECT_REG</a>	Watchdog write protect register	0x0064	R/W
<b>RTC frequency calculation control and configuration registers</b>			
<a href="#">TIMG_RTCCALICFG_REG</a>	RTC frequency calculation configuration register 0	0x0068	varies
<a href="#">TIMG_RTCCALICFG1_REG</a>	RTC frequency calculation configuration register 1	0x006C	RO
<a href="#">TIMG_RTCCALICFG2_REG</a>	RTC frequency calculation configuration register 2	0x0080	varies
<b>Interrupt registers</b>			
<a href="#">TIMG_INT_ENA_TIMERS_REG</a>	Interrupt enable bits	0x0070	R/W
<a href="#">TIMG_INT_RAW_TIMERS_REG</a>	Raw interrupt status	0x0074	R/SS/WTC
<a href="#">TIMG_INT_ST_TIMERS_REG</a>	Masked interrupt status	0x0078	RO
<a href="#">TIMG_INT_CLR_TIMERS_REG</a>	Interrupt clear bits	0x007C	WT
<b>Version register</b>			
<a href="#">TIMG_NTIMERS_DATE_REG</a>	Timer version control register	0x00F8	R/W
<b>Clock configuration registers</b>			
<a href="#">TIMG_REGCLK_REG</a>	Timer group clock gate register	0x00FC	R/W




**Register 12.2. TIMG\_T0LO\_REG (0x0004)**




**TIMG\_TO\_LO** Represents the low 32 bits of the time-base counter of timer 0. Valid only after writing to [TIMG\\_T0UPDATE\\_REG](#).  
 Measurement unit: TO\_clk.  
 (RO)

**Register 12.3. TIMG\_T0HI\_REG (0x0008)**




**TIMG\_TO\_HI** Represents the high 22 bits of the time-base counter of timer 0. Valid only after writing to [TIMG\\_T0UPDATE\\_REG](#).  
 Measurement unit: TO\_clk.  
 (RO)

**Register 12.4. TIMG\_T0UPDATE\_REG (0x000C)**



**TIMG\_TO\_UPDATE** Configures to latch the counter value.  
 0: Latch  
 1: Latch  
 (R/W/SC)

**Register 12.5. TIMG\_T0ALARMLO\_REG (0x0010)**

**TIMG\_T0\_ALARM\_LO** Configures the low 32 bits of timer 0 alarm trigger time-base counter value.

Valid only when [TIMG\\_T0\\_ALARM\\_EN](#) is 1.

Measurement unit: TO\_clk.

(R/W)


**Register 12.6. TIMG\_T0ALARMHI\_REG (0x0014)**

**TIMG\_T0\_ALARM\_HI** Configures the high 22 bits of timer 0 alarm trigger time-base counter value.

Valid only when [TIMG\\_T0\\_ALARM\\_EN](#) is 1.

Measurement unit: TO\_clk.

(R/W)

**Register 12.7. TIMG\_T0LOADLO\_REG (0x0018)**


**TIMG\_T0\_LOAD\_LO** Configures low 32 bits of the value that a reload will load onto timer 0 time-base counter.

Measurement unit: TO\_clk.

(R/W)



## Register 12.8. TIMG\_T0LOADHI\_REG (0x001C)




**TIMG\_T0\_LOAD\_HI** Configures high 22 bits of the value that a reload will load onto timer 0 time-base counter.

Measurement unit: TO\_clk.

(R/W)

## Register 12.9. TIMG\_T0LOAD\_REG (0x0020)



**TIMG\_T0\_LOAD** Write any value to trigger a timer 0 time-base counter reload. (WT)



### Register 12.10. TIMG\_WDTCONFIG0\_REG (0x0048)

Continued from the previous page...

**TIMG\_WDT\_CPU\_RESET\_LENGTH** Configures the CPU reset signal length. Valid only when write protection is disabled.

Measurement unit: mwdt\_clk.

0: 8	4: 40
1: 16	5: 64
2: 24	6: 128
3: 32	7: 256

(R/W)

**TIMG\_WDT\_CONF\_UPDATE\_EN** Configures to update the WDT configuration registers.

0: No effect

1: Update

(WT)

**TIMG\_WDT\_STG3** Configures the timeout action of stage 3. See details in [TIMG\\_WDT\\_STG0](#). Valid only when write protection is disabled. (R/W)

**TIMG\_WDT\_STG2** Configures the timeout action of stage 2. See details in [TIMG\\_WDT\\_STG0](#). Valid only when write protection is disabled. (R/W)

**TIMG\_WDT\_STG1** Configures the timeout action of stage 1. See details in [TIMG\\_WDT\\_STG0](#). Valid only when write protection is disabled. (R/W)

**TIMG\_WDT\_STG0** Configures the timeout action of stage 0. Valid only when write protection is disabled.

0: No effect

1: Interrupt

2: Reset CPU

3: Reset system

(R/W)


**TIMG\_WDT\_EN** Configures whether or not to enable the MWDT. Valid only when write protection is disabled.

0: Disable

1: Enable

(R/W)

**Register 12.11. TIMG\_WDTCONFIG1\_REG (0x004C)**




**TIMG\_WDT\_DIVCNT\_RST** Configures whether to reset WDT 's clock divider counter.

- 0: No effect
- 1: Reset (WT)

**TIMG\_WDT\_CLK\_PRESCALE** Configures MWDT clock prescaler value. Valid only when write protection is disabled.


MWDT clock period = MWDT's clock source period \* TIMG\_WDT\_CLK\_PRESCALE.  
(R/W)

**Register 12.12. TIMG\_WDTCONFIG2\_REG (0x0050)**



**TIMG\_WDT\_STG0\_HOLD** Configures the stage 0 timeout value. Valid only when write protection is disabled.

Measurement unit: mwdt\_clk.  
(R/W)

**Register 12.13. TIMG\_WDTCONFIG3\_REG (0x0054)**

**TIMG\_WDT\_STG1\_HOLD** Configures the stage 1 timeout value. Valid only when write protection is disabled.

Measurement unit: mwdt\_clk.

(R/W)

**Register 12.14. TIMG\_WDTCONFIG4\_REG (0x0058)**

**TIMG\_WDT\_STG2\_HOLD** Configures the stage 2 timeout value. Valid only when write protection is disabled.

Measurement unit: mwdt\_clk.

(R/W)


**Register 12.15. TIMG\_WDTCONFIG5\_REG (0x005C)**

**TIMG\_WDT\_STG3\_HOLD** Configures the stage 3 timeout value. Valid only when write protection is disabled.

Measurement unit: mwdt\_clk.


(R/W)

## Register 12.16. TIMG\_WDTFEED\_REG (0x0060)



**TIMG\_WDT\_FEED** Write any value to feed the MWDT. Valid only when write protection is disabled.  
(WT)

## Register 12.17. TIMG\_WDTWPROTECT\_REG (0x0064)



**TIMG\_WDT\_WKEY** Configures a different value than its reset value to enable write protection. (R/W)



## Register 12.19. TIMG\_RTCCALICFG1\_REG (0x006C)

31	TIMG_RTC_CALI_VALUE	7	6	(reserved)	1	0		
0x00000			0	0	0	0	0	Reset

**TIMG\_RTC\_CALI\_CYCLING\_DATA\_VLD** Represents whether periodic frequency calculation is done.

0: Not done

1: Done

(RO)

**TIMG\_RTC\_CALI\_VALUE** Represents the value countered by XTAL\_CLK when one-shot or periodic frequency calculation is done. It is used to calculate RTC slow clock's frequency. (RO)

## Register 12.20. TIMG\_RTCCALICFG2\_REG (0x0080)

31	TIMG_RTC_CALI_TIMEOUT_THRES	7	6	3	2	1	0	
0x1ffff			3	0	0	0	0	Reset

**TIMG\_RTC\_CALI\_TIMEOUT** Represents whether RTC frequency calculation is timeout.

0: No timeout

1: Timeout

(RO)

**TIMG\_RTC\_CALI\_TIMEOUT\_RST\_CNT** Configures the cycles that reset frequency calculation timeout.

Measurement unit: XTAL\_CLK.

(R/W)


**TIMG\_RTC\_CALI\_TIMEOUT\_THRES** Configures the threshold value for the RTC frequency calculation timer. If the timer's value exceeds this threshold, a timeout is triggered.

Measurement unit: XTAL\_CLK.

(R/W)




**Register 12.21. TIMG\_INT\_ENA\_TIMERS\_REG (0x0070)**



**TIMG\_TO\_INT\_ENA** Write 1 to enable the TIMG\_TO\_INT interrupt. (R/W)

**TIMG\_WDT\_INT\_ENA** Write 1 to enable the TIMG\_WDT\_INT interrupt. (R/W)


**Register 12.22. TIMG\_INT\_RAW\_TIMERS\_REG (0x0074)**



**TIMG\_TO\_INT\_RAW** The raw interrupt status bit of the TIMG\_TO\_INT interrupt. (R/SS/WTC)

**TIMG\_WDT\_INT\_RAW** The raw interrupt status bit of the TIMG\_WDT\_INT interrupt. (R/SS/WTC)

**Register 12.23. TIMG\_INT\_ST\_TIMERS\_REG (0x0078)**



**TIMG\_TO\_INT\_ST** The masked interrupt status bit of the TIMG\_TO\_INT interrupt. (RO)

**TIMG\_WDT\_INT\_ST** The masked interrupt status bit of the TIMG\_WDT\_INT interrupt. (RO)





## 13 Watchdog Timers (WDT)

### 13.1 Overview

Watchdog timers are hardware timers used to detect and recover from malfunctions. They must be periodically fed (reset) to prevent a timeout. A system/software that is behaving unexpectedly (e.g. is stuck in a software loop or in overdue events) will fail to feed the watchdog thus trigger a watchdog timeout. Therefore, watchdog timers are useful for detecting and handling erroneous system/software behavior.

As shown in Figure 13-1, ESP32-C6 contains three digital watchdog timers: one in each of the two timer groups in Chapter 12 *Timer Group (TIMG)* (called Main System Watchdog Timers, or MWDT) and one in the RTC Module (called the RTC Watchdog Timer, or RWDT). Each digital watchdog timer allows for four separately configurable stages and each stage can be programmed to take one action upon timeout, unless the watchdog is fed or disabled. MWDT supports three timeout actions: interrupt, CPU reset, and core reset, while RWDT supports four timeout actions: interrupt, CPU reset, core reset, and system reset (see details in Section 13.2.2.2 *Stages and Timeout Actions*). A timeout value can be set for each stage individually.

During the flash boot process, RWDT and the MWDT in timer group 0 are enabled automatically in order to detect and recover from booting errors.

ESP32-C6 also has one analog watchdog timer: Super watchdog (SWD). It is an ultra-low-power circuit in analog domain that helps to prevent the system from operating in a sub-optimal state and resets the system if required.




Figure 13-1. Watchdog Timers Overview

Note that while this chapter provides the functional descriptions of the watchdog timer's, MWDT register descriptions are detailed in Chapter 12 *Timer Group (TIMG)*, and the RWDT and SWD register descriptions are detailed in Section 13.5 *Register Summary*.

## 13.2 Digital Watchdog Timers

### 13.2.1 Features

Watchdog timers have the following features:

- Four stages, each with a separately programmable timeout value and timeout action
- Timeout actions:
  - MWDT: interrupt, CPU reset, core reset
  - RWDT: interrupt, CPU reset, core reset, system reset
- Flash boot protection at stage 0:
  - MWDT0: core reset upon timeout
  - RWDT: system reset upon timeout
- Write protection that makes WDT register read only unless unlocked
- 32-bit timeout counter
- Clock source:
  - MWDT: PLL\_F80M\_CLK, RC\_FAST\_CLK or XTAL\_CLK
  - RWDT: RTC\_SLOW\_CLK

## 13.2.2 Functional Description




Figure 13-2. Digital Watchdog Timers in ESP32-C6

Figure 13-2 shows the three watchdog timers in ESP32-C6 digital systems.

### 13.2.2.1 Clock Source and 32-Bit Counter

At the core of each watchdog timer is a 32-bit counter.

Take MWDTO as an example:

- MWDTO can select between the PLL\_F80M\_CLK, RC\_FAST\_CLK or XTAL\_CLK (external) clock as its clock source by setting the `PCR_TG0_WDT_CLK_SEL` field of the `PCR_TIMERGROUP0_WDT_CLK_CONF_REG` register.
- The selected clock is switched on by setting `PCR_TG0_WDT_CLK_EN` field of the `PCR_TIMERGROUP0_WDT_CLK_CONF_REG` register to 1 and switched off by setting it to 0. Then the selected clock is divided by a 16-bit configurable prescaler. See more details in Table 7-2 of Chapter 7.

The 16-bit prescaler for MWDT is configured via the `TIMG_WDT_CLK_PRESCALE` field of `TIMG_WDTCONFIG1_REG`. When `TIMG_WDT_DIVCNT_RST` field is set, the prescaler is reset and it can be re-configured at once.

In contrast, the clock source of RWDT is derived directly from `RTC_SLOW_CLK` (see details in Chapter 7 *Reset and Clock*).

MWDT and RWDT are enabled by setting the `TIMG_WDT_EN` and `LP_WDT_RWDT_EN` fields respectively. When enabled, the 32-bit counters of the watchdog will increment on each source clock cycle until the timeout value of the current stage is reached (i.e. timeout of the current stage). When this occurs, the current counter value is reset to zero and the next stage will become active. If a watchdog timer is fed by software, the timer will return to stage 0 and reset its counter value to zero. Software can feed a watchdog timer by writing any value to `TIMG_WDTFEED_REG` for MDWT and by writing 1 to `LP_WDT_RWDT_FEED` for RWDT.

### 13.2.2.2 Stages and Timeout Actions

Timer stages allow for a timer to have a series of different timeout values and corresponding timeout action. When one stage times out, the timeout action is triggered, the counter value is reset to zero, and the next stage becomes active.

MWDT/RWDT provide four stages (called stages 0 to 3). The watchdog timers will progress through each stage in a loop (i.e. from stage 0 to 3, then back to stage 0).

Timeout values of each stage for MWDT are configured in `TIMG_WDTCONFIGi_REG` (where *i* ranges from 2 to 5), whilst timeout values for RWDT are configured using `LP_WDT_RWDT_STGj_HOLD` field (where *j* ranges from 0 to 3).

Please note that the timeout value of stage 0 for RWDT ( $T_{hold0}$ ) is determined by the combination of the `EFUSE_WDT_DELAY_SEL` field of eFuse register `EFUSE_RD_REPEAT_DATA0_REG` and `LP_WDT_RWDT_STG0_HOLD` field. The relationship is as follows:

$$T_{hold0} = LP\_WDT\_RWDT\_STG0\_HOLD \ll (EFUSE\_WDT\_DELAY\_SEL + 1)$$

where  $\ll$  is a left-shift operator. For example, if `LP_WDT_RWDT_STG0_HOLD` is configured as 100 and `EFUSE_WDT_DELAY_SEL` is 1, the  $T_{hold0}$  will be 400 cycles.

Upon the timeout of each stage, one of the following timeout actions will be executed:

**Table 13-1. Timeout Actions**

Timeout Action	Description
Interrupt	Trigger an interrupt
CPU reset	Reset the CPU core
Core reset	Reset the main system (which includes MWDT, CPU, and all peripherals). The power management unit and RTC peripherals will not be reset
System reset	Reset the main system, power management unit and RTC peripherals (see details in Chapter 3 <i>Low-Power Management [to be added later]</i> ). This action is only available in RWDT
Disabled	No effect on the system

For MWDT, the timeout action of all stages is configured in `TIMG_WDTCONFIG0_REG`. Likewise for RWDT, the timeout action is configured in `LP_WDT_RWDT_CONFIG0_REG`.

### 13.2.2.3 Write Protection

Watchdog timers are critical to detecting and handling erroneous system/software behavior, thus should not be disabled easily (e.g. due to a misplaced register write). Therefore, MWDT and RWDT incorporate a write protection mechanism that prevent the watchdogs from being disabled or tampered with due to an accidental write.

The write protection mechanism is implemented using a write-key field for each timer ([TIMG\\_WDT\\_WKEY](#) for MWDT, [LP\\_WDT\\_RWDT\\_WKEY](#) for RWDT). The value 0x50D83AA1 must be written to the watchdog timer's write-key field before any other register of the same watchdog timer can be changed. Any attempts to write to a watchdog timer's registers (other than the write-key field itself) whilst the write-key field's value is not 0x50D83AA1 will be ignored. The recommended procedure for accessing a watchdog timer is as follows:

1. Disable the write protection by writing the value 0x50D83AA1 to the timer's write-key field.
2. Make the required modification of the watchdog such as feeding or changing its configuration.
3. Re-enable write protection by writing any value other than 0x50D83AA1 to the timer's write-key field.

### 13.2.2.4 Flash Boot Protection

During flash booting process, MWDT0 as well as RWDT, are automatically enabled. Stage 0 for the enabled MWDT0 is automatically configured as core reset action upon timeout, known as core reset. Likewise, stage 0 for RWDT is configured to system reset, which resets the main system and RTC when it times out. After booting, [TIMG\\_WDT\\_FLASHBOOT\\_MOD\\_EN](#) and [LP\\_WDT\\_RWDT\\_FLASHBOOT\\_MOD\\_EN](#) should be cleared to stop the flash boot protection procedure for both MWDT0 and RWDT respectively. After this, MWDT0 and RWDT can be configured by software.

## 13.3 Super Watchdog

Super watchdog (SWD) is an ultra-low-power circuit in analog domain that helps to prevent the system from operating in a sub-optimal state and resets the system (system reset) if required. SWD contains a watchdog circuit that needs to be fed for at least once during its timeout period, which is slightly less than one second. About 100 ms before watchdog timeout, it will also send out a WD\_INTR signal as a request to remind the system to feed the watchdog.

If the system doesn't respond to SWD feed request and watchdog finally times out, SWD will generate a system level signal SWD\_RSTB to reset whole digital circuits on the chip (system reset) .

The source of the clock for SWD is constant and can not be selected.

### 13.3.1 Features

SWD has the following features:

- Ultra-low power
- Interrupt to indicate that the SWD is about to time out
- Various dedicated methods for software to feed SWD, which enables SWD to monitor the working state of the whole operating system

**PRELIMINARY**



## 13.3.2 Super Watchdog Controller

### 13.3.2.1 Structure




Figure 13-3. Super Watchdog Controller Structure

### 13.3.2.2 Workflow

In normal state:

- SWD controller receives feed request from SWD.
- SWD controller can send an interrupt to main CPU.
- Main CPU can feed SWD directly by setting `LP_WDT_SWD_FEED`.
- When trying to feed SWD, CPU needs to disable SWD controller's write protection by writing `0x50D83AA1` to `LP_WDT_SWD_WKEY`. This prevents SWD from being fed by mistake when the system is operating in sub-optimal state.
- If setting `LP_WDT_SWD_AUTO_FEED_EN` to 1, SWD controller can also feed SWD itself without any interaction with CPU.

After reset:

- Check `LP_CLKRST_RESET_CAUSE[4:0]` for the cause of CPU reset.  
If `LP_CLKRST_RESET_CAUSE[4:0] == 0x12`, it indicates that the cause is SWD reset.
- Set `LP_WDT_SWD_RST_FLAG_CLR` to clear the SWD reset flag.

## 13.4 Interrupts

For watchdog timer interrupts, please refer to Section [12.3.7 Interrupts](#) in Chapter [12 Timer Group \(TIMG\)](#).

## 13.5 Register Summary

The addresses in this section are relative to LP\_WDT base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>configuration register</b>			
<a href="#">LP_WDT_RWDT_CONFIG0_REG</a>	Configure the RWDT operation	0x0000	R/W
<a href="#">LP_WDT_RWDT_CONFIG1_REG</a>	Configure the RWDT timeout time of stage0	0x0004	R/W
<a href="#">LP_WDT_RWDT_CONFIG2_REG</a>	Configure the RWDT timeout time of stage1	0x0008	R/W
<a href="#">LP_WDT_RWDT_CONFIG3_REG</a>	Configure the RWDT timeout time of stage2	0x000C	R/W
<a href="#">LP_WDT_RWDT_CONFIG4_REG</a>	Configure the RWDT timeout time of stage3	0x0010	R/W
<a href="#">LP_WDT_RWDT_FEED_REG</a>	Configure the feed function of RWDT	0x0014	WT
<a href="#">LP_WDT_RWDT_WPROTECT_REG</a>	Configure the lock function of RWDT	0x0018	R/W
<a href="#">LP_WDT_SWD_CONFIG_REG</a>	Configure the SWD operation	0x001C	varies
<a href="#">LP_WDT_SWD_WPROTECT_REG</a>	Configure the lock function of SWD	0x0020	R/W
<a href="#">LP_WDT_INT_RAW_REG</a>	The interrupt raw register of WDT	0x0024	R/WTC/SS
<a href="#">LP_WDT_INT_ST_REG</a>	The interrupt status register of WDT	0x0028	RO
<a href="#">LP_WDT_INT_ENA_REG</a>	The interrupt enable register of WDT	0x002C	R/W
<a href="#">LP_WDT_INT_CLR_REG</a>	The interrupt clear register of WDT	0x0030	WT
<a href="#">LP_WDT_DATE_REG</a>	Version control register	0x03FC	R/W

## 13.6 Registers

MWDT registers are part of the timer submodule and are described in Section [12.5 Register Summary](#) in Chapter [12 Timer Group \(TIMG\)](#).

The addresses of RWDT and SWD registers in this section are relative to LP\_WDT base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 13.1. LP\_WDT\_RWDT\_CONFIG0\_REG (0x0000)**

LP_WDT_RWDT_EN		LP_WDT_RWDT_STG0		LP_WDT_RWDT_STG1		LP_WDT_RWDT_STG2		LP_WDT_RWDT_STG3		LP_WDT_RWDT_CPU_RESET_LENGTH		LP_WDT_RWDT_SYS_RESET_LENGTH		LP_WDT_RWDT_FLASHBOOT_MOD_EN		LP_WDT_RWDT_PROCPU_RESET_EN		LP_WDT_RWDT_PAUSE_IN_SLP		(reserved)		
31	30	28	27	25	24	22	21	19	18	16	15	13	12	11	10	9	8					0
0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x1	0x1	1	0	0	0	1	0	0	0	0	0	0	0	0

Reset

**LP\_WDT\_RWDT\_PAUSE\_IN\_SLP** Configure whether or not pause RWDT when chip is in sleep mode.  
 0: Enable  
 1: Disable  
 (R/W)

**LP\_WDT\_RWDT\_PROCPU\_RESET\_EN** Configure whether or not to enable RWDT to reset CPU.  
 0: Disable  
 1: Enable  
 (R/W)

**LP\_WDT\_RWDT\_FLASHBOOT\_MOD\_EN** Configure whether or not to enable RWDT when chip is in SPI boot mode.  
 0: Disable  
 1: Enable  
 (R/W)

**LP\_WDT\_RWDT\_SYS\_RESET\_LENGTH** Configure the core reset time.  
 Measurement unit: LP\_DYN\_FAST\_CLK  
 (R/W)

**LP\_WDT\_RWDT\_CPU\_RESET\_LENGTH** Configure the CPU reset time.  
 Measurement unit: LP\_DYN\_FAST\_CLK  
 (R/W)

**LP\_WDT\_RWDT\_STG3** Configure the timeout action of stage3.  
 0: No operation  
 1: Generate interrupt  
 2: Generate CPU reset  
 3: Generate core reset  
 4: Generate system reset  
 (R/W)

Continued on the next page...

**Register 13.1. LP\_WDT\_RWDT\_CONFIG0\_REG (0x0000)**

Continued from the previous page...

**LP\_WDT\_RWDT\_STG2** Configure the timeout action of stage2.

- 0: No operation
  - 1: Generate interrupt
  - 2: Generate CPU reset
  - 3: Generate core reset
  - 4: Generate system reset
- (R/W)

**LP\_WDT\_RWDT\_STG1** Configure the timeout action of stage1.


- 0: No operation
  - 1: Generate interrupt
  - 2: Generate CPU reset
  - 3: Generate core reset
  - 4: Generate system reset
- (R/W)

**LP\_WDT\_RWDT\_STG0** Configure the timeout action of stage0.

- 0: No operation
  - 1: Generate interrupt
  - 2: Generate CPU reset
  - 3: Generate core reset
  - 4: Generate system reset
- (R/W)


**LP\_WDT\_RWDT\_EN** Configure whether or not enable RWDT.

- 0: Disable RWDT
  - 1: Enable RWDT
- (R/W)

**Register 13.2. LP\_WDT\_RWDT\_CONFIG1\_REG (0x0004)**

**LP\_WDT\_RWDT\_STG0\_HOLD** Configure the timeout time for stage0.


- Measurement unit: LP\_DYN\_SLOW\_CLK
- (R/W)

**Register 13.3. LP\_WDT\_RWDT\_CONFIG2\_REG (0x0008)**

**LP\_WDT\_RWDT\_STG1\_HOLD** Configure the timeout time for stage1.

Measurement unit: LP\_DYN\_SLOW\_CLK


(R/W)

**Register 13.4. LP\_WDT\_RWDT\_CONFIG3\_REG (0x000C)**

**LP\_WDT\_RWDT\_STG2\_HOLD** Configure the timeout time for stage2.

Measurement unit: LP\_DYN\_SLOW\_CLK

(R/W)


**Register 13.5. LP\_WDT\_RWDT\_CONFIG4\_REG (0x0010)**

**LP\_WDT\_RWDT\_STG3\_HOLD** Configure the timeout time for stage3.

Measurement unit: LP\_DYN\_SLOW\_CLK

(R/W)


**Register 13.6. LP\_WDT\_RWDT\_FEED\_REG (0x0014)**



**LP\_WDT\_RWDT\_RTC\_WDT\_FEED** Configure this bit to feed the RWDT.

- 0: Invalid
- 1: Feed RWDT (WT)

**Register 13.7. LP\_WDT\_RWDT\_WPROTECT\_REG (0x0018)**



**LP\_WDT\_RWDT\_WKEY** Configure this field to lock or unlock RWDT's configuration registers.

- 0x50D83AA1: unlock the RWDT configuration register
  - Others value: lock the RWDT configuration register which can't be modified by software.
- (R/W)

**Register 13.8. LP\_WDT\_SWD\_CONFIG\_REG (0x001C)**

LP_WDT_SWD_FEED LP_WDT_SWD_DISABLE		LP_WDT_SWD_SIGNAL_WIDTH				LP_WDT_SWD_RST_FLAG_CLR LP_WDT_SWD_AUTO_FEED_EN				(reserved)				LP_WDT_SWD_RESET_FLAG			
31	30	29				20	19	18	17				1	0			
0	0	300				0	0	0	0	0	0	0	0	0	0	0	0

**LP\_WDT\_SWD\_RESET\_FLAG** Represents the SWD whether or not generate the reset signal

- 0: No
- 1: Yes
- (RO)

**LP\_WDT\_SWD\_AUTO\_FEED\_EN** Configure this bit to enable to feed SWD automatically by hardware.

- 0: Disable
- 1: Enable
- (R/W)

**LP\_WDT\_SWD\_RST\_FLAG\_CLR** Configure this bit to clear SWD reset flag

- 0: Invalid
- 1: clear the reset flag
- (WT)

**LP\_WDT\_SWD\_SIGNAL\_WIDTH** Configure the SWD signal length that output to analog circuit.  
Measurement unit: LP\_DYN\_FAST\_CLK (R/W)


**LP\_WDT\_SWD\_DISABLE** Configure this bit to disable the SWD.

- 0: Enable the SWD
- 1: Disable the SWD
- (R/W)

**LP\_WDT\_SWD\_FEED** Configure this bit to feed the SWD.


- 0: Invalid
- 1: Feed SWD
- (WT)

**Register 13.9. LP\_WDT\_SWD\_WPROTECT\_REG (0x0020)**



**LP\_WDT\_SWD\_WKEY** Configure this field to lock or unlock SWD's configuration registers.  
 0x50D83AA1: unlock the SWD configuration register.  
 Others value: lock the SWD configuration register which can't be modified by the software.  
 (R/W)

**Register 13.10. LP\_WDT\_RWDT\_INT\_RAW\_REG (0x0024)**



**LP\_WDT\_SWD\_INT\_RAW** Represents the SWD whether or not generates timeout interrupt.  
 0: No  
 1: Yes  
 (R/WTC/SS)

**LP\_WDT\_RWDT\_INT\_RAW** Represents the RWDT whether or not generates timeout interrupt.  
 0: No  
 1: Yes  
 (R/WTC/SS)







## 14 Permission Control (PMS)

### 14.1 Overview

The permission management of ESP32-C6 can be divided into two parts: PMP (Physical Memory Protection) and APM (Access Permission Management).

The areas managed by PMP and APM are shown in the table 14-1. The first column lists the masters and the first row lists the slaves.

For example, to access the ROM, the master HP CPU needs the permission from PMP; and to access the LP\_MEM, the master HP CPU needs permission from PMP and APM. It is worth noting that HP CPU passes the PMP permission management first and then the APM. If the PMP check fails, the APM permission management will not be triggered.

For HP CPU, PMP manages the access permission of all address spaces, but APM can't manage HP CPU's access to HP\_MEM and ROM.

**Table 14-1. Management Area of PMP and AMP**

	ROM	HP_MEM	LP_MEM	CPU_PERI	HP_PERI	LP_PERI
<b>HP CPU</b>	PMP	PMP	PMP + APM	PMP + APM	PMP + APM	PMP + APM
<b>LP CPU</b>	N/A	APM	APM	N/A	APM	APM
<b>SDIO slave</b>	N/A	APM	APM	APM	APM	APM
<b>Others</b>	N/A	APM	APM	N/A	N/A	N/A

PMP related registers are located inside HP CPU and can be read or configured by special instructions. For how to configure PMP, please refer to chapter [High-Performance CPU > Physical Memory Protection](#).

APM module contains two parts: TEE (Trusted Execution Environment) controller and APM controller. Each of them contains its own register module: TEE register module and APM register module.

- The TEE controller is responsible for configuring the security mode of a particular master in ESP32-C6 (such as DMA, which can access memory as a master). There are four types of security mode: TEE, REE0 (Rich Execution Environment), REE1, REE2.
- The APM controller is responsible for managing a master's access permissions (read/write/execute) when accessing memory and peripheral registers. By comparing the pre-configured address ranges and corresponding access permissions with the information carried on the bus, such as ID number (please refer to the table 16-5 in Chapter 16 [Debug Assistant \(ASSIST\\_DEBUG\)](#)), security mode, access address, access permissions, etc, APM determines whether access is allowed.

TEE related registers are used to configure the security mode of each master, and the APM related registers are used to specify the access permission and access address range of each security mode. With TEE controller and APM controller, ESP32-C6 can precisely control the access permission of all masters to memory and peripheral registers.

### 14.2 Features

ESP32-C6's TEE controller has the following features:

- Four security modes available for the masters
- Security mode configuration for up to 32 masters

ESP32-C6's APM controller has the following features:

- Access permission configuration for up to 16 address ranges
- Access management to internal and external memory and peripheral registers
- Interrupt function
- Exception information record

## 14.3 Functional Description

### 14.3.1 TEE Controller Functional Description

ESP32-C6 provides four kinds of security mode: TEE, REEO, REE1, and REE2.

When the HP CPU acts as a master to access memory or peripheral registers, security mode can be configured by setting the machine mode or user mode of HP CPU

- When the HP CPU is in machine mode, its security mode is TEE mode.
- When the HP CPU is in user mode, its security mode is REE mode. To specify REE0, REE1 or REE2 mode, [TEE\\_M0\\_MODE](#) of [TEE\\_M0\\_MODE\\_CTRL\\_REG](#) should be configured:
  - If set [TEE\\_M0\\_MODE](#) to 0, which is in TEE mode its security mode is REEO
  - if set [TEE\\_M0\\_MODE](#) to 1,2 or 3, which is in REE mode, it security mode is REE0, REE1 and REE2 respectively.

For the LP CPU's access to memories or peripheral registers, security mode can be set by configuring the [LP\\_TEE\\_M0\\_MODE](#) of [LP\\_TEE\\_M0\\_MODE\\_CTRL\\_REG](#) register.

As for other masters, security mode can be set by configuring the [TEE\\_M<sub>n</sub>\\_MODE](#) of TEE registers. *n* here equals to the ID number of master in table 16-5.

### 14.3.2 APM Controller Functional Description

There are 3 register modules for APM registers:

- [High Performance APM Registers \(HP\\_APM\\_REG\)](#)
- [Low Power APM0 Registers \(LP\\_APM0\\_REG\)](#)
- [Low Power APM Registers \(LP\\_APM\\_REG\)](#)

Figure 14-1 shows the access path managed by the APM controller.




Figure 14-1. APM Controller Structure

**Note:**  
For the difference between Low speed mode and High speed mode in the figure, please refer to [System and Memory](#).

As shown in the Figure 14-1, APM controller contains 3 functional modules: HP\_APM\_CTRL, LP\_APM0\_CTRL, and LP\_APM\_CTRL, configured by the register modules HP\_APM\_REG, LP\_APM0\_REG, and LP\_APM\_REG respectively.

- HP\_APM\_CTRL manages 4 access paths, namely M0-M3 in the figure 14-1. Permission management of each path can be enabled by configuring HP\_APM\_FUNC\_CTRL\_REG (enabled by default).
- LP\_APM0\_CTRL manages one access path, namely M0 in the figure 14-1. Permission management of this path can be enabled by configuring LP\_APM0\_FUNC\_CTRL\_REG (enabled by default).
- LP\_APM\_CTRL manages 2 access paths, namely M0 and M1 in the figure 14-1. Permission management of each path can be enabled by configuring LP\_APM\_FUNC\_CTRL\_REG (enabled by default).

The table 14-2 below shows the detailed information of each functional module:

Table 14-2. Configuring Access Path

Register Modules	Functional Modules	Access Path No.	Enable Permission Management	Configurable Address Ranges No.	Enable Address Ranges
HP_APM_REG	HP_APM_CTRL	4	HP_APM_FUNC_CTRL_REG	16	HP_APM_REGION_FILTER_EN_REG
LP_APM0_REG	LP_APM0_CTRL	1	LP_APM0_FUNC_CTRL_REG	4	LP_APM0_REGION_FILTER_EN_REG

LP_APM_REG	LP_APM_CTRL	2	LP_APM_FUNC_CTRL_REG	4	LP_APM_REGION_FILTER_EN_REG
------------	-------------	---	----------------------	---	-----------------------------

Configure and enable the access address ranges:

- [HP\\_APM\\_REG](#) register module can configure up to 16 groups of address ranges for functional module HP\_APM\_CTRL. The start and end address for each region (address range) can be configured by setting [HP\\_APM\\_REGION \$n\$ \\_ADDR\\_START](#) and [HP\\_APM\\_REGION \$n\$ \\_ADDR\\_END](#) respectively. Configure the bit  $n$  of [HP\\_APM\\_REGION\\_FILTER\\_EN\\_REG](#) to enable region  $n$ . The first group of address ranges is enabled by default.
- [LP\\_APM0\\_REG](#) register module can configure up to 4 groups of address ranges for functional module LP\_APM0\_CTRL. The start and end address for each region can be configured by setting [LP\\_APM0\\_REGION \$n\$ \\_ADDR\\_START](#) and [LP\\_APM0\\_REGION \$n\$ \\_ADDR\\_END](#). Configure the bit  $n$  of [LP\\_APM0\\_REGION\\_FILTER\\_EN\\_REG](#) to enable region  $n$ . The first group of address ranges is enabled by default.
- [LP\\_APM\\_REG](#) register module can configure up to 4 groups of address ranges for functional module LP\_APM\_CTRL. The start and end address for region  $n$  can be configured by setting [LP\\_APM\\_REGION \$n\$ \\_ADDR\\_START](#) and [LP\\_APM\\_REGION \$n\$ \\_ADDR\\_END](#). Configure the bit  $n$  of [LP\\_APM\\_REGION\\_FILTER\\_EN\\_REG](#) to enable region  $n$ . The first group of address ranges is enabled by default.

When configuring the address ranges, the address requires 4-byte alignment (the lower two bits of the address are 0). For example, the address range could be set as 0x4080000C ~ 0x40808774 or 0x600C0008 ~ 0x600CFF70.

The address ranges configured above may overlap. For example, region 1 and region 2 overlap. If region 1 is set to be unreadable and region 2 is set to be readable, in this case the overlapping area of region 1 and region 2 is readable. The same rules apply for write and execute permissions.

Within each address range, access permissions (read/write/execute) can be configured for different security modes:

- The master in TEE mode always has read, write, and execute permissions in the address range.
- For master in REE0, REE1 or REE2 mode, access permissions can be configured in [HP\\_APM\\_REGION \$n\$ \\_ATTR\\_REG](#), [LP\\_APM\\_REGION \$n\$ \\_ATTR\\_REG](#) or [LP\\_APM0\\_REGION \$n\$ \\_ATTR\\_REG](#) based on the access path.

Different access paths managed by the same register module share the configuration of address ranges and access permissions. For example, the permission management of data path HP\_APM M0-M3 shown in figure 14-1 should follow the address ranges and access permissions of each address range configured in the register module [HP\\_APM\\_REG](#). Likewise, the permission management of data path LP\_APM M0-M1 shown in figure 14-1 should follow the address ranges and access permissions of each address range configured in the register module [LP\\_APM\\_REG](#).

For the access path HP\_APM M1, all masters except HP CPU and LP CPU access HP\_MEM through this data access path. Suppose that [HP\\_APM\\_M1\\_FUNC\\_EN](#) is enabled and a master in REE1 mode needs to access HP\_MEM through HP\_APM M1. The whole process is as follows:

1. HP\_APM M1 will first determine whether the address requested to access is within the 16 address ranges configured in the [HP\\_APM\\_REG](#) register module. If 16 groups of address ranges are partially enabled, HP\_APM M1 will only determine whether the address requested to access is within the enabled address ranges.
2. Assuming that the address requested to access is within second group of configured address ranges, then determine whether the address range of this group is enabled, that is, whether bit 1 of [HP\\_APM\\_REGION\\_FILTER\\_EN](#) is 1.
3. If the address range is enabled, judge whether the master has read permission for the second group of address ranges in REE1 mode, that is, whether [HP\\_APM\\_REGION1\\_R1\\_R](#) in [HP\\_APM\\_REGION1\\_ATTR\\_REG](#) is valid (that is, 1). If valid, the read request will be allowed. Otherwise it will return 0.

When powered up, only the HP CPU is in TEE mode by default, and the other masters are in REE2 mode. By default, APM controller blocks access requests from all master in REE0, REE1, and REE2 modes.

When the HP power domain (see chapter [Low-Power Management \[to be added later\]](#)) powered down and restarted, the LP CPU does not have access to HP\_MEM by default. The master must be in the TEE mode to configure [LP\\_TEE\\_FORCE\\_ACC\\_HPMEM\\_EN](#) in the LP power domain. When [LP\\_TEE\\_FORCE\\_ACC\\_HPMEM\\_EN](#) is enabled, the LP CPU can access the HP\_MEM without the permission management of APM controller.

**Note:**

All registers listed in [14.6 Register Summary](#) can only be configured by the master in TEE security mode.

## 14.4 Programming Procedure

- Configure the HP CPU to machine mode (ie. TEE mode).
- Choose the security mode of the master by configuring [TEE\\_Mn\\_MODE](#) or [LP\\_TEE\\_Mn\\_MODE](#). *n* here equals to the master ID in Table [16-5](#).
- Configure the start and end address for access address ranges by setting [HP\\_APM\\_REGIONn\\_ADDR\\_START](#), [HP\\_APM\\_REGIONn\\_ADDR\\_END](#), or [LP\\_APM0\\_REGIONn\\_ADDR\\_START](#), [LP\\_APM0\\_REGIONn\\_ADDR\\_END](#), or [LP\\_APM\\_REGIONn\\_ADDR\\_START](#), [LP\\_APM\\_REGIONn\\_ADDR\\_END](#).
- Configure the access permissions of each region in different security mode by configuring [HP\\_APM\\_REGIONn\\_ATTR\\_REG](#) or [LP\\_APM\\_REGIONn\\_ATTR\\_REG](#) or [LP\\_APM0\\_REGIONn\\_ATTR\\_REG](#).
- Set the bit *n* of [HP\\_APM\\_REGION\\_FILTER\\_EN\\_REG](#) or [LP\\_APM\\_REGION\\_FILTER\\_EN\\_REG](#) or [LP\\_APM0\\_REGION\\_FILTER\\_EN\\_REG](#) to enable region *n*.
- Configure [HP\\_APM\\_FUNC\\_CTRL\\_REG](#) [LP\\_APM\\_FUNC\\_CTRL\\_REG](#) or [LP\\_APM0\\_FUNC\\_CTRL\\_REG](#) enable permission management of different access paths (enabled by default).

Take I2S accessing HP\_MEM via GDMA as an example, assuming that it is only allowed to read and write in the fourth group address range 0x40805000 ~ 0x4080F000 address range:

- Configure the HP CPU to machine mode (ie. TEE mode).

- According to the ID number in the table 16-5, set the `TEE_M19_MODE` to be 1, so as to set the security mode for I2S access via GDMA to REEO mode.
- Configure the start address to 0x40805000 and end address to 0x4080F000 for the access address range by configuring `HP_APM_REGION3_ADDR_START` and `HP_APM_REGION3_ADDR_END` respectively.
- Set `HP_APM_REGION3_R0_W` and `HP_APM_REGION3_R0_R` to 1.
- Set the bit 3 of `HP_APM_REGION_FILTER_EN` to 1.
- Set `HP_APM_M1_FUNC_EN` to 1.

Through the above configuration, I2S can read and write in the address range of 0x40805000 ~ 0x4080F000 in HP\_MEM via GDMA.

## 14.5 Illegal access and interrupts

If the information carried on the bus is inconsistent with the configuration, ESP32-C6 will regard it as an illegal access and proceed as follows:

- Deny the access request and return the default value:
  - Returns 0 on instruction execution and read
  - Invalidate the write operation
- Trigger interrupt

The APM controller module will automatically record relevant information about illegal access, including master ID, security mode, access address, reason for illegal access (address out of bounds or permission restrictions), and permission management result of each access path. All these information can be obtained from relevant registers listed in the section 14.6 *Register Summary*.

Take the access path HP\_APM M0 as an example. When illegal access occurs:

- `HP_APM_M0_EXCEPTION_ID` records the master ID.
- `HP_APM_M0_EXCEPTION_MODE` records the security mode.
- `HP_APM_M0_EXCEPTION_ADDR` records the access address.
- `HP_APM_M0_EXCEPTION_STATUS` records the reason for illegal access.
  - If the address requested to access is not among the enabled region of the 16 address ranges configured by `HP_APM_REGIONn_ADDR_START`, `HP_APM_REGIONn_ADDR_END` and `HP_APM_REGION_FILTER_EN`, bit1 of `HP_APM_M0_EXCEPTION_STATUS` will be set to 1, indicating address out of bounds.
  - If the address requested to access is among the enabled region/regions of the 16 address ranges but the master doesn't have the read/write/execute permission within this region/regions, then the bit0 will be set to 1, indicating permission restrictions.
- `HP_APM_M0_EXCEPTION_REGION` records the permission management result of each address range. This register has a total of 16 bits, corresponding to 16 groups of address ranges, and bit0 corresponds to the first group of address ranges. When the address to access is within a particular enabled address range, but the master doesn't have the corresponding read/write/execute permission within this address range, the corresponding bit of this register will be set to 1.

**PRELIMINARY**



## 14.6 Register Summary

### 14.6.1 High Performance APM Registers (HP\_APM\_REG)

The addresses in this section are relative to the Access Permission Management Controller (HP\_APM) base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Region filter enable register</b>			
<a href="#">HP_APM_REGION_FILTER_EN_REG</a>	Region filter enable register	0x0000	R/W
<b>Region address register</b>			
<a href="#">HP_APM_REGION<math>n</math>_ADDR_START_REG</a> ( $n$ : 0-15)	Region address register	0x0004+0xC* $n$	R/W
<a href="#">HP_APM_REGION<math>n</math>_ADDR_END_REG</a> ( $n$ : 0-15)	Region address register	0x0008+0xC* $n$	R/W
<b>Region access authority attribute register</b>			
<a href="#">HP_APM_REGION<math>n</math>_ATTR_REG</a> ( $n$ : 0-15)	Region access authority attribute register	0x000C+0xC* $n$	R/W
<b>function control register</b>			
<a href="#">HP_APM_FUNC_CTRL_REG</a>	APM function control register	0x00C4	R/W
<b>M0 status register</b>			
<a href="#">HP_APM_M0_STATUS_REG</a>	M0 status register	0x00C8	RO
<b>M0 status clear register</b>			
<a href="#">HP_APM_M0_STATUS_CLR_REG</a>	M0 status clear register	0x00CC	WT
<b>M0 exception_info0 register</b>			
<a href="#">HP_APM_M0_EXCEPTION_INFO0_REG</a>	M0 exception_info0 register	0x00D0	RO
<b>M0 exception_info1 register</b>			
<a href="#">HP_APM_M0_EXCEPTION_INFO1_REG</a>	M0 exception_info1 register	0x00D4	RO
<b>M1 status register</b>			
<a href="#">HP_APM_M1_STATUS_REG</a>	M1 status register	0x00D8	RO
<b>M1 status clear register</b>			
<a href="#">HP_APM_M1_STATUS_CLR_REG</a>	M1 status clear register	0x00DC	WT
<b>M1 exception_info0 register</b>			
<a href="#">HP_APM_M1_EXCEPTION_INFO0_REG</a>	M1 exception_info0 register	0x00E0	RO
<b>M1 exception_info1 register</b>			
<a href="#">HP_APM_M1_EXCEPTION_INFO1_REG</a>	M1 exception_info1 register	0x00E4	RO
<b>M2 status register</b>			
<a href="#">HP_APM_M2_STATUS_REG</a>	M2 status register	0x00E8	RO
<b>M2 status clear register</b>			
<a href="#">HP_APM_M2_STATUS_CLR_REG</a>	M2 status clear register	0x00EC	WT
<b>M2 exception_info0 register</b>			
<a href="#">HP_APM_M2_EXCEPTION_INFO0_REG</a>	M2 exception_info0 register	0x00F0	RO
<b>M2 exception_info1 register</b>			
<a href="#">HP_APM_M2_EXCEPTION_INFO1_REG</a>	M2 exception_info1 register	0x00F4	RO

Name	Description	Address	Access
<b>M3 status register</b>			
<a href="#">HP_APM_M3_STATUS_REG</a>	M3 status register	0x00F8	RO
<b>M3 status clear register</b>			
<a href="#">HP_APM_M3_STATUS_CLR_REG</a>	M3 status clear register	0x00FC	WT
<b>M3 exception_info0 register</b>			
<a href="#">HP_APM_M3_EXCEPTION_INFO0_REG</a>	M3 exception_info0 register	0x0100	RO
<b>M3 exception_info1 register</b>			
<a href="#">HP_APM_M3_EXCEPTION_INFO1_REG</a>	M3 exception_info1 register	0x0104	RO
<b>APM interrupt enable register</b>			
<a href="#">HP_APM_INT_EN_REG</a>	APM interrupt enable register	0x0108	R/W
<b>Clock gating register</b>			
<a href="#">HP_APM_CLOCK_GATE_REG</a>	Clock gating register	0x010C	R/W
<b>Version control register</b>			
<a href="#">HP_APM_DATE_REG</a>	Version control register	0x07FC	R/W

### 14.6.2 Low Power APM Registers (LP\_APM\_REG)

The addresses in this section are relative to the Low-Power Access Permission Management (LP\_APM) base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Region filter enable register</b>			
<a href="#">LP_APM_REGION_FILTER_EN_REG</a>	Region filter enable register	0x0000	R/W
<b>Region address register</b>			
<a href="#">LP_APM_REGION<sub>n</sub>_ADDR_START_REG</a> ( <i>n</i> : 0-3)	Region address register	0x0004+0xC* <i>n</i>	R/W
<a href="#">LP_APM_REGION<sub>n</sub>_ADDR_END_REG</a> ( <i>n</i> : 0-3)	Region address register	0x0008+0xC* <i>n</i>	R/W
<b>Region access authority attribute register</b>			
<a href="#">LP_APM_REGION<sub>n</sub>_ATTR_REG</a> ( <i>n</i> : 0-3)	Region access authority attribute register	0x000C+0xC* <i>n</i>	R/W
<b>function control register</b>			
<a href="#">LP_APM_FUNC_CTRL_REG</a>	APM function control register	0x00C4	R/W
<b>M0 status register</b>			
<a href="#">LP_APM_M0_STATUS_REG</a>	M0 status register	0x00C8	RO
<b>M0 status clear register</b>			
<a href="#">LP_APM_M0_STATUS_CLR_REG</a>	M0 status clear register	0x00CC	WT
<b>M0 exception_info0 register</b>			
<a href="#">LP_APM_M0_EXCEPTION_INFO0_REG</a>	M0 exception_info0 register	0x00D0	RO
<b>M0 exception_info1 register</b>			
<a href="#">LP_APM_M0_EXCEPTION_INFO1_REG</a>	M0 exception_info1 register	0x00D4	RO
<b>M1 status register</b>			
<a href="#">LP_APM_M1_STATUS_REG</a>	M1 status register	0x00D8	RO
<b>M1 status clear register</b>			

Name	Description	Address	Access
LP_APM_M1_STATUS_CLR_REG	M1 status clear register	0x00DC	WT
<b>M1 exception_info0 register</b>			
LP_APM_M1_EXCEPTION_INFO0_REG	M1 exception_info0 register	0x00E0	RO
<b>M1 exception_info1 register</b>			
LP_APM_M1_EXCEPTION_INFO1_REG	M1 exception_info1 register	0x00E4	RO
<b>APM interrupt enable register</b>			
LP_APM_INT_EN_REG	APM interrupt enable register	0x00E8	R/W
<b>clock gating register</b>			
LP_APM_CLOCK_GATE_REG	clock gating register	0x00EC	R/W
<b>Version control register</b>			
LP_APM_DATE_REG	Version control register	0x00FC	R/W

### 14.6.3 Low Power APM0 Registers (LP\_APM0\_REG)

The addresses in this section are relative to the Access Permission Management Controller (HP\_APM) base address + 0x1000 provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Region filter enable register</b>			
LP_APM0_REGION_FILTER_EN_REG	Region filter enable register	0x0000	R/W
<b>Region address register</b>			
LP_APM0_REGION $n$ _ADDR_START_REG ( $n$ : 0-3)	Region address register	0x0004+0xC* $n$	R/W
LP_APM0_REGION $n$ _ADDR_END_REG ( $n$ : 0-3)	Region address register	0x0008+0xC* $n$	R/W
<b>Region access authority attribute register</b>			
LP_APM0_REGION $n$ _ATTR_REG ( $n$ : 0-3)	Region access authority attribute register	0x000C+0xC* $n$	R/W
<b>APM function control register</b>			
LP_APM0_FUNC_CTRL_REG	APM function control register	0x00C4	R/W
<b>M0 status register</b>			
LP_APM0_M0_STATUS_REG	M0 status register	0x00C8	RO
<b>M0 status clear register</b>			
LP_APM0_M0_STATUS_CLR_REG	M0 status clear register	0x00CC	WT
<b>M0 exception_info0 register</b>			
LP_APM0_M0_EXCEPTION_INFO0_REG	M0 exception_info0 register	0x00D0	RO
<b>M0 exception_info1 register</b>			
LP_APM0_M0_EXCEPTION_INFO1_REG	M0 exception_info1 register	0x00D4	RO
<b>APM interrupt enable register</b>			
LP_APM0_INT_EN_REG	APM interrupt enable register	0x00D8	R/W
<b>Clock gating register</b>			
LP_APM0_CLOCK_GATE_REG	Clock gating register	0x00DC	R/W
<b>Version control register</b>			
LP_APM0_DATE_REG	Version control register	0x07FC	R/W

### 14.6.4 High Performance TEE Registers

The addresses in this section are relative to the Trusted Execution Environment (TEE) Register provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Tee mode control register</b>			
<a href="#">TEE_M<math>n</math>_MODE_CTRL_REG</a> ( $n$ : 0-31)	TEE mode control register	0x0000+0x4* $n$	R/W
<b>clock gating register</b>			
<a href="#">TEE_CLOCK_GATE_REG</a>	Clock gating register	0x0080	R/W
<b>Version control register</b>			
<a href="#">TEE_DATE_REG</a>	Version control register	0x0FFC	R/W

### 14.6.5 Low Power TEE Registers

The addresses in this section are relative to the Low-power Trusted Execution Environment (LP\_TEE) provided in Table 4-2 in Chapter 4 *System and Memory*.


The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Tee mode control register</b>			
<a href="#">LP_TEE_M0_MODE_CTRL_REG</a>	TEE mode control register	0x0000	R/W
<b>clock gating register</b>			
<a href="#">LP_TEE_CLOCK_GATE_REG</a>	Clock gating register	0x0004	R/W
<b>configure_register</b>			
<a href="#">LP_TEE_FORCE_ACC_HP_REG</a>	Force access to hpmem configuration register	0x0090	R/W
<b>Version control register</b>			
<a href="#">LP_TEE_DATE_REG</a>	Version control register	0x00FC	R/W

## 14.7 Registers

### 14.7.1 High Performance APM Registers (HP\_APM\_REG)

Register 14.1. HP\_APM\_REGION\_FILTER\_EN\_REG (0x0000)




**HP\_APM\_REGION\_FILTER\_EN** Configure bit  $n$  (0-15) to enable region  $n$ .

0: disable

1: enable

(R/W)

Register 14.2. HP\_APM\_REGION $n$ \_ADDR\_START\_REG ( $n$ : 0-15) (0x0004+0xC\* $n$ )



**HP\_APM\_REGION $n$ \_ADDR\_START** Configures start address of region  $n$ . (R/W)

Register 14.3. HP\_APM\_REGION $n$ \_ADDR\_END\_REG ( $n$ : 0-15) (0x0008+0xC\* $n$ )



**HP\_APM\_REGION $n$ \_ADDR\_END** Configures end address of region  $n$ . (R/W)

**Register 14.4. HP\_APM\_REGION $n$ \_ATTR\_REG ( $n$ : 0-15) (0x000C+0xC\* $n$ )**

<i>(reserved)</i>											<i>HP_APM_REGION<math>n</math>_R2_R</i> <i>HP_APM_REGION<math>n</math>_R2_W</i> <i>HP_APM_REGION<math>n</math>_R2_X</i> <i>(reserved)</i> <i>HP_APM_REGION<math>n</math>_R1_R</i> <i>HP_APM_REGION<math>n</math>_R1_W</i> <i>HP_APM_REGION<math>n</math>_R1_X</i> <i>(reserved)</i> <i>HP_APM_REGION<math>n</math>_R0_R</i> <i>HP_APM_REGION<math>n</math>_R0_W</i> <i>HP_APM_REGION<math>n</math>_R0_X</i>											
31											11	10	9	8	7	6	5	4	3	2	1	0
0											0											Reset


- HP\_APM\_REGION $n$ \_R0\_X** Configures the execution authority of REE\_MODE 0 in region  $n$ . (R/W)
- HP\_APM\_REGION $n$ \_R0\_W** Configures the write authority of REE\_MODE 0 in region  $n$ . (R/W)
- HP\_APM\_REGION $n$ \_R0\_R** Configures the read authority of REE\_MODE 0 in region  $n$ . (R/W)
- HP\_APM\_REGION $n$ \_R1\_X** Configures the execution authority of REE\_MODE 1 in region  $n$ . (R/W)
- HP\_APM\_REGION $n$ \_R1\_W** Configures the write authority of REE\_MODE 1 in region  $n$ . (R/W)
- HP\_APM\_REGION $n$ \_R1\_R** Configures the read authority of REE\_MODE 1 in region  $n$ . (R/W)
- HP\_APM\_REGION $n$ \_R2\_X** Configures the execution authority of REE\_MODE 2 in region  $n$ . (R/W)
- HP\_APM\_REGION $n$ \_R2\_W** Configures the write authority of REE\_MODE 2 in region  $n$ . (R/W)
- HP\_APM\_REGION $n$ \_R2\_R** Configures the read authority of REE\_MODE 2 in region  $n$ . (R/W)

**Register 14.5. HP\_APM\_FUNC\_CTRL\_REG (0x00C4)**

<i>(reserved)</i>																	<i>HP_APM_M3_FUNC_EN</i> <i>HP_APM_M2_FUNC_EN</i> <i>HP_APM_M1_FUNC_EN</i> <i>HP_APM_M0_FUNC_EN</i>				
31														4	3	2	1	0			
0																	1				Reset

- HP\_APM\_M0\_FUNC\_EN** Configures to enable APM M0 function. (R/W)
- HP\_APM\_M1\_FUNC\_EN** Configures to enable APM M1 function. (R/W)
- HP\_APM\_M2\_FUNC\_EN** Configures to enable APM M2 function. (R/W)
- HP\_APM\_M3\_FUNC\_EN** Configures to enable APM M3 function. (R/W)

**Register 14.6. HP\_APM\_M0\_STATUS\_REG (0x00C8)**




**HP\_APM\_M0\_EXCEPTION\_STATUS** Represents exception status.

bit0: 1 represents authority\_exception

bit1: 1 represents space\_exception


(RO)

**Register 14.7. HP\_APM\_M0\_STATUS\_CLR\_REG (0x00CC)**



**HP\_APM\_M0\_REGION\_STATUS\_CLR** Configures to clear exception status. (WT)

**Register 14.8. HP\_APM\_M0\_EXCEPTION\_INFO0\_REG (0x00D0)**




**HP\_APM\_M0\_EXCEPTION\_REGION** Represents exception region. (RO)

**HP\_APM\_M0\_EXCEPTION\_MODE** Represents exception mode. (RO)


**HP\_APM\_M0\_EXCEPTION\_ID** Represents exception id information. (RO)

**Register 14.9. HP\_APM\_M0\_EXCEPTION\_INFO1\_REG (0x00D4)**



**HP\_APM\_M0\_EXCEPTION\_ADDR** Represents exception addr. (RO)

**Register 14.10. HP\_APM\_M1\_STATUS\_REG (0x00D8)**




**HP\_APM\_M1\_EXCEPTION\_STATUS** Represents exception status.

bit0: 1 represents authority\_exception

bit1: 1 represents space\_exception

(RO)


**Register 14.11. HP\_APM\_M1\_STATUS\_CLR\_REG (0x00DC)**



**HP\_APM\_M1\_REGION\_STATUS\_CLR** Configures to clear exception status. (WT)



**Register 14.12. HP\_APM\_M1\_EXCEPTION\_INFO0\_REG (0x00E0)**




**HP\_APM\_M1\_EXCEPTION\_REGION** Represents exception region. (RO)

**HP\_APM\_M1\_EXCEPTION\_MODE** Represents exception mode. (RO)


**HP\_APM\_M1\_EXCEPTION\_ID** Represents exception id information. (RO)

**Register 14.13. HP\_APM\_M1\_EXCEPTION\_INFO1\_REG (0x00E4)**



**HP\_APM\_M1\_EXCEPTION\_ADDR** Represents exception addr. (RO)

**Register 14.14. HP\_APM\_M2\_STATUS\_REG (0x00E8)**




**HP\_APM\_M2\_EXCEPTION\_STATUS** Represents exception status.

bit0: 1 represents authority\_exception

bit1: 1 represents space\_exception


(RO)

**Register 14.15. HP\_APM\_M2\_STATUS\_CLR\_REG (0x00EC)**



**HP\_APM\_M2\_REGION\_STATUS\_CLR** Configures to clear exception status. (WT)

**Register 14.16. HP\_APM\_M2\_EXCEPTION\_INFO0\_REG (0x00F0)**




**HP\_APM\_M2\_EXCEPTION\_REGION** Represents exception region. (RO)

**HP\_APM\_M2\_EXCEPTION\_MODE** Represents exception mode. (RO)


**HP\_APM\_M2\_EXCEPTION\_ID** Represents exception id information. (RO)

**Register 14.17. HP\_APM\_M2\_EXCEPTION\_INFO1\_REG (0x00F4)**



**HP\_APM\_M2\_EXCEPTION\_ADDR** Represents exception addr. (RO)

**Register 14.18. HP\_APM\_M3\_STATUS\_REG (0x00F8)**




**HP\_APM\_M3\_EXCEPTION\_STATUS** Represents exception status.

bit0: 1 represents authority\_exception

bit1: 1 represents space\_exception


(RO)

**Register 14.19. HP\_APM\_M3\_STATUS\_CLR\_REG (0x00FC)**



**HP\_APM\_M3\_REGION\_STATUS\_CLR** Configures to clear exception status. (WT)

**Register 14.20. HP\_APM\_M3\_EXCEPTION\_INFO0\_REG (0x0100)**




**HP\_APM\_M3\_EXCEPTION\_REGION** Represents exception region. (RO)

**HP\_APM\_M3\_EXCEPTION\_MODE** Represents exception mode. (RO)


**HP\_APM\_M3\_EXCEPTION\_ID** Represents exception id information. (RO)

**Register 14.21. HP\_APM\_M3\_EXCEPTION\_INFO1\_REG (0x0104)**



**HP\_APM\_M3\_EXCEPTION\_ADDR** Represents exception addr. (RO)

**Register 14.22. HP\_APM\_INT\_EN\_REG (0x0108)**



**HP\_APM\_M0\_APM\_INT\_EN** Configures to enable APM M0 interrupt.

- 0: disable
  - 1: enable
- (R/W)

**HP\_APM\_M1\_APM\_INT\_EN** Configures to enable APM M1 interrupt.

- 0: disable
  - 1: enable
- (R/W)


**HP\_APM\_M2\_APM\_INT\_EN** Configures to enable APM M2 interrupt.

- 0: disable
  - 1: enable
- (R/W)


**HP\_APM\_M3\_APM\_INT\_EN** Configures to enable APM M3 interrupt.

- 0: disable
  - 1: enable
- (R/W)




**Register 14.26. LP\_APM\_REGION $n$ \_ADDR\_START\_REG ( $n$ : 0-3) (0x0004+0xC\* $n$ )**


**LP\_APM\_REGION $n$ \_ADDR\_START** Configures start address of region  $n$ . (R/W)

**Register 14.27. LP\_APM\_REGION $n$ \_ADDR\_END\_REG ( $n$ : 0-3) (0x0008+0xC\* $n$ )**



**LP\_APM\_REGION $n$ \_ADDR\_END** Configures end address of region  $n$ . (R/W)

**Register 14.28. LP\_APM\_REGION $n$ \_ATTR\_REG ( $n$ : 0-3) (0x000C+0xC\* $n$ )**




- LP\_APM\_REGION $n$ \_R0\_X** Configures the execution authority of REE\_MODE 0 in region  $n$ . (R/W)
- LP\_APM\_REGION $n$ \_R0\_W** Configures the write authority of REE\_MODE 0 in region  $n$ . (R/W)
- LP\_APM\_REGION $n$ \_R0\_R** Configures the read authority of REE\_MODE 0 in region  $n$ . (R/W)
- LP\_APM\_REGION $n$ \_R1\_X** Configures the execution authority of REE\_MODE 1 in region  $n$ . (R/W)
- LP\_APM\_REGION $n$ \_R1\_W** Configures the write authority of REE\_MODE 1 in region  $n$ . (R/W)
- LP\_APM\_REGION $n$ \_R1\_R** Configures the read authority of REE\_MODE 1 in region  $n$ . (R/W)
- LP\_APM\_REGION $n$ \_R2\_X** Configures the execution authority of REE\_MODE 2 in region  $n$ . (R/W)
- LP\_APM\_REGION $n$ \_R2\_W** Configures the write authority of REE\_MODE 2 in region  $n$ . (R/W)
- LP\_APM\_REGION $n$ \_R2\_R** Configures the read authority of REE\_MODE 2 in region  $n$ . (R/W)

**Register 14.29. LP\_APM\_FUNC\_CTRL\_REG (0x00C4)**



- LP\_APM\_M0\_FUNC\_EN** Configures APM M0 function enable. (R/W)
- LP\_APM\_M1\_FUNC\_EN** Configures APM M1 function enable. (R/W)

**Register 14.30. LP\_APM\_M0\_STATUS\_REG (0x00C8)**




**LP\_APM\_M0\_EXCEPTION\_STATUS** Represents exception status.

bit0: 1 represents authority\_exception

bit1: 1 represents space\_exception

(RO)

**Register 14.31. LP\_APM\_M0\_STATUS\_CLR\_REG (0x00CC)**



**LP\_APM\_M0\_REGION\_STATUS\_CLR** Configures to clear exception status. (WT)

**Register 14.32. LP\_APM\_M0\_EXCEPTION\_INFO0\_REG (0x00D0)**




**LP\_APM\_M0\_EXCEPTION\_REGION** Represents exception region. (RO)

**LP\_APM\_M0\_EXCEPTION\_MODE** Represents exception mode. (RO)

**LP\_APM\_M0\_EXCEPTION\_ID** Represents exception id information. (RO)




**Register 14.33. LP\_APM\_M0\_EXCEPTION\_INFO1\_REG (0x00D4)**



**LP\_APM\_M0\_EXCEPTION\_ADDR** Represents exception addr. (RO)

**Register 14.34. LP\_APM\_M1\_STATUS\_REG (0x00D8)**




**LP\_APM\_M1\_EXCEPTION\_STATUS** Represents exception status.

bit0: 1 represents authority\_exception

bit1: 1 represents space\_exception


(RO)

**Register 14.35. LP\_APM\_M1\_STATUS\_CLR\_REG (0x00DC)**



**LP\_APM\_M1\_REGION\_STATUS\_CLR** Configures to clear exception status. (WT)

**Register 14.36. LP\_APM\_M1\_EXCEPTION\_INFO0\_REG (0x00E0)**




**LP\_APM\_M1\_EXCEPTION\_REGION** Represents exception region. (RO)

**LP\_APM\_M1\_EXCEPTION\_MODE** Represents exception mode. (RO)


**LP\_APM\_M1\_EXCEPTION\_ID** Represents exception id information. (RO)

**Register 14.37. LP\_APM\_M1\_EXCEPTION\_INFO1\_REG (0x00E4)**



**LP\_APM\_M1\_EXCEPTION\_ADDR** Represents exception addr. (RO)

### Register 14.38. LP\_APM\_INT\_EN\_REG (0x00E8)




**LP\_APM\_M0\_APM\_INT\_EN** Configures to enable APM M0 interrupt.

- 0: disable
- 1: enable
- (R/W)

**LP\_APM\_M1\_APM\_INT\_EN** Configures to enable APM M1 interrupt.

- 0: disable
- 1: enable
- (R/W)


### Register 14.39. LP\_APM\_CLOCK\_GATE\_REG (0x00EC)



**LP\_APM\_CLK\_EN** Configures whether to keep the clock always on.

- 0: enable automatic clock gating
- 1: keep the clock always on
- (R/W)


### Register 14.40. LP\_APM\_DATE\_REG (0x00FC)



**LP\_APM\_DATE** Version control register. (R/W)


### 14.7.3 Low Power APM0 Registers (LP\_APM0\_REG)

Register 14.41. LP\_APM0\_REGION\_FILTER\_EN\_REG (0x0000)



**LP\_APM0\_REGION\_FILTER\_EN** Configure bit  $n$ (0-3) to enable region  $n$ .  
 0: disable  
 1: enable  
 (R/W)

Register 14.42. LP\_APM0\_REGION $n$ \_ADDR\_START\_REG ( $n$ : 0-3) (0x0004+0xC\* $n$ )




**LP\_APM0\_REGION $n$ \_ADDR\_START** Configures start address of region  $n$  (R/W)

Register 14.43. LP\_APM0\_REGION $n$ \_ADDR\_END\_REG ( $n$ : 0-3) (0x0008+0xC\* $n$ )




**LP\_APM0\_REGION $n$ \_ADDR\_END** Configures end address of region  $n$  (R/W)

**Register 14.44. LP\_APM0\_REGION $n$ \_ATTR\_REG ( $n$ : 0-3) (0x000C+0xC\* $n$ )**




- LP\_APM0\_REGION $n$ \_R0\_X** Configures region execute authority in REE\_MODE0 (R/W)
- LP\_APM0\_REGION $n$ \_R0\_W** Configures region write authority in REE\_MODE0 (R/W)
- LP\_APM0\_REGION $n$ \_R0\_R** Configures region read authority in REE\_MODE0 (R/W)
- LP\_APM0\_REGION $n$ \_R1\_X** Configures region execute authority in REE\_MODE1 (R/W)
- LP\_APM0\_REGION $n$ \_R1\_W** Configures region write authority in REE\_MODE1 (R/W)
- LP\_APM0\_REGION $n$ \_R1\_R** Configures region read authority in REE\_MODE1 (R/W)
- LP\_APM0\_REGION $n$ \_R2\_X** Configures region execute authority in REE\_MODE2 (R/W)
- LP\_APM0\_REGION $n$ \_R2\_W** Configures region write authority in REE\_MODE2 (R/W)
- LP\_APM0\_REGION $n$ \_R2\_R** Configures region read authority in REE\_MODE2 (R/W)

**Register 14.45. LP\_APM0\_FUNC\_CTRL\_REG (0x00C4)**



- LP\_APM0\_M0\_FUNC\_EN** Configures to enable APM M0 function. (R/W)

**Register 14.46. LP\_APM0\_M0\_STATUS\_REG (0x00C8)**




**LP\_APM0\_M0\_EXCEPTION\_STATUS** Represents exception status.

bit0: 1 represents authority\_exception

bit1: 1 represents space\_exception


(RO)

**Register 14.47. LP\_APM0\_M0\_STATUS\_CLR\_REG (0x00CC)**



**LP\_APM0\_M0\_REGION\_STATUS\_CLR** Configures to clear exception status (WT)

**Register 14.48. LP\_APM0\_M0\_EXCEPTION\_INFO0\_REG (0x00D0)**




**LP\_APM0\_M0\_EXCEPTION\_REGION** Represents exception region (RO)

**LP\_APM0\_M0\_EXCEPTION\_MODE** Represents exception mode (RO)


**LP\_APM0\_M0\_EXCEPTION\_ID** Represents exception id information (RO)

**Register 14.49. LP\_APM0\_M0\_EXCEPTION\_INFO1\_REG (0x00D4)**



**LP\_APM0\_M0\_EXCEPTION\_ADDR** Represents exception addr (RO)

**Register 14.50. LP\_APM0\_INT\_EN\_REG (0x00D8)**




**LP\_APM0\_M0\_APM\_INT\_EN** Configures APM M0 interrupt enable.

0: disable

1: enable

(R/W)

**Register 14.51. LP\_APM0\_CLOCK\_GATE\_REG (0x00DC)**




**LP\_APM0\_CLK\_EN** Configures whether to keep the clock always on.

0: enable automatic clock gating

1: keep the clock always on

(R/W)


**Register 14.52. LP\_APM0\_DATE\_REG (0x07FC)**



**LP\_APM0\_DATE** Version control register (R/W)

**14.7.4 High Performance TEE Registers**

**Register 14.53. TEE\_M<sub>n</sub>\_MODE\_CTRL\_REG (n: 0-31) (0x0000+0x4\*n)**



**TEE\_M<sub>n</sub>\_MODE** Configures M<sub>n</sub> security level mode.

0: tee\_mode

1: ree\_mode0

2: ree\_mode1


3: ree\_mode2

(R/W)





**Register 14.57. LP\_TEE\_CLOCK\_GATE\_REG (0x0004)**




**LP\_TEE\_CLK\_EN** Configures whether to keep the clock always on.

0: enable automatic clock gating

1: keep the clock always on

(R/W)

**Register 14.58. LP\_TEE\_FORCE\_ACC\_HP\_REG (0x0090)**




**LP\_TEE\_FORCE\_ACC\_HPMEM\_EN** Configures whether to allow LP CPU to force access to HP\_MEM regardless of permission management.

0: disable force access HP\_MEM

1: enable force access HP\_MEM

(R/W)

**Register 14.59. LP\_TEE\_DATE\_REG (0x00FC)**



**LP\_TEE\_DATE\_REG** Version control register (R/W)

## 15 System Registers (HP\_SYSTEM)

### 15.1 Overview

ESP32-C6 supports a set of auxiliary chip features listed in subsection [15.2 Features](#) below, which are configured via registers. This chapter provides a description of the registers used to configure these features.

### 15.2 Features

ESP32-C6 system registers can be used to control the following peripheral blocks and core modules:

- External Memory Encryption/Decryption
- Anti-DPA attack security
- Software ROM Table Register
- HP Core/LP Core debug
- Bus timeout protection

### 15.3 Function Description

#### 15.3.1 External Memory Encryption/Decryption Configuration

[HP\\_SYSTEM\\_EXTERNAL\\_DEVICE\\_ENCRYPT\\_DECRYPT\\_CONTROL\\_REG](#) configures encryption and decryption options of the external memory. For details, please refer to Chapter [23 External Memory Encryption and Decryption \(XTS\\_AES\)](#).

#### 15.3.2 Anti-DPA Attack Security Control

ESP32-C6 has a dual protection mechanism against Differential Power Analysis (DPA) attacks at the hardware level.

- First, a mask mechanism is introduced in the symmetric encryption operation process, which interferes with the power consumption trajectory by masking the real data in the operation process. This security mechanism cannot be turned off.
- Second, the clock selected for the operation will change dynamically in real time, blurring the power consumption trajectory during the operation. For this security mechanism, ESP32-C6 provides 4 security levels for users to choose to adapt to different applications.

**Table 15-1. Security Level**

Security-Level Name	Security-Level Value	PLL_CLK (MHz)	XTAL_CLK (MHz)
SEC_DPA_OFF	0	160	40
SEC_DPA_LOW	1	(120,160] <sup>A</sup>	(20,40] <sup>A</sup>
SEC_DPA_MIDDLE	2	(96,160] <sup>A</sup>	(33.3,40] <sup>A</sup>
SEC_DPA_HIGH	3	(80,160] <sup>A</sup>	(10,40] <sup>A</sup>

<sup>A</sup> (x,y] means the operating frequency is greater than x Hz, and equal to or less than y Hz.

By default, the field `HP_SYSTEM_SEC_DPA_CFG_SEL` in register `HP_SYSTEM_SEC_DPA_CONF_REG` is 0. In this case, the security-level is decided by the eFuse field `EFUSE_SEC_DPA_LEVEL`. If the field `HP_SYSTEM_SEC_DPA_CFG_SEL` is set to 1, the security-level is decided by `HP_SYSTEM_SEC_DPA_CFG_LEVEL` in register `HP_SYSTEM_SEC_DPA_CONF_REG`.

### 15.3.3 Software ROM Table Register

ESP32-C6 provides two special registers: `HP_SYSTEM_ROM_TABLE_LOCK_REG` and `HP_SYSTEM_ROM_TABLE_REG`. The value of `HP_SYSTEM_ROM_TABLE_LOCK_REG` can only be 0 or 1. `HP_SYSTEM_ROM_TABLE_REG` contains 32 available bits which can be modified/read by the users.

When the value of `HP_SYSTEM_ROM_TABLE_LOCK_REG` is 0, the value of the `HP_SYSTEM_ROM_TABLE_REG` register can be repeatedly modified or read by software. After the value of `HP_SYSTEM_ROM_TABLE_LOCK_REG` is written to 1, the value of `HP_SYSTEM_ROM_TABLE_LOCK_REG` cannot be modified and can only be read.

These two registers can be used as a supplement to ROM to store some special/important configuration values.

It should be noted that while Core Reset would reset `HP_SYSTEM_ROM_TABLE_LOCK_REG` and `HP_SYSTEM_ROM_TABLE_REG`, CPU Reset is unable to reset these two registers. For more information on reset types, please refer to the Subsection [7.1.3 Features](#) in Chapter [7 Reset and Clock](#).

### 15.3.4 HP Core/LP Core Debug Control

The following register is used to debug between HP CPU and LP CPU. For more information on how to debug HP CPU and LP CPU, please refer to the Subsection [1.10 Debug](#) in Chapter [1 High-Performance CPU](#).

- `HP_SYSTEM_CORE_DEBUG_RUNSTALL_ENABLE`: Enable this bit to enable debug RunStall feature between HP CPU and LP CPU.

### 15.3.5 Bus Timeout Protection

The Bus Timeout Protection function can be enabled and the timeout threshold can be configured through the configuration register. When a transfer is initiated, the counter inside the Timeout Protection module will increase by one every clock cycle. When the accumulated value is less than the timeout threshold and the bus receives a response from the slave, the internal counter is cleared. When the accumulated value is greater than the timeout threshold, if the slave device has not responded to the transfer, the Timeout Protection module will force the bus return signal to be pulled high. At the same time, it will report the interrupt and record the abnormal access address and master ID.

#### 15.3.5.1 CPU Peripheral Timeout Protection Register

`HP_SYSTEM_CPU_PERI_TIMEOUT_CONF_REG` is the timeout protection configuration register for accessing CPU peripheral registers.

- `HP_SYSTEM_CPU_PERI_TIMEOUT_CONF_REG`: Reserved.
- `HP_SYSTEM_CPU_PERI_TIMEOUT_ADDR_REG`: When timeout occurs, this register will record the address where timeout occurs.

- [HP\\_SYSTEM\\_CPU\\_PERI\\_TIMEOUT\\_UID\\_REG](#): When timeout occurs, this register will record the Master-ID where timeout occurs.

### 15.3.5.2 HP Peripheral Timeout Protection Register

HP\_SYSTEM\_HP\_PERI\_TIMEOUT\_CONF\_REG is the timeout protection configuration register for accessing HP peripheral registers.

- [HP\\_SYSTEM\\_HP\\_PERI\\_TIMEOUT\\_CONF\\_REG](#): Reserved.
- [HP\\_SYSTEM\\_HP\\_PERI\\_TIMEOUT\\_ADDR\\_REG](#): When timeout occurs, this register will record the address where timeout occurs.
- [HP\\_SYSTEM\\_HP\\_PERI\\_TIMEOUT\\_UID\\_REG](#): When timeout occurs, this register will record the Master-ID where timeout occurs.

## 15.4 Register Summary

The addresses in this section are relative to System Registers base address provided in Table 4-2 in Chapter 4 *System and Memory*.


The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Configuration Register</b>			
<a href="#">HP_SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG</a>	External device encryption/decryption configuration register	0x0000	R/W
<a href="#">HP_SYSTEM_SEC_DPA_CONF_REG</a>	HP anti-DPA security configuration register	0x0008	R/W
<a href="#">HP_SYSTEM_ROM_TABLE_LOCK_REG</a>	ROM-Table lock register	0x0038	R/W
<a href="#">HP_SYSTEM_ROM_TABLE_REG</a>	ROM-Table register	0x003C	R/W
<a href="#">HP_SYSTEM_CORE_DEBUG_RUNSTALL_CONF_REG</a>	Core Debug RunStall configuration register	0x0040	R/W
<b>Timeout Register</b>			
<a href="#">HP_SYSTEM_CPU_PERI_TIMEOUT_CONF_REG</a>	CPU_PERI_TIMEOUT configuration register	0x000C	varies
<a href="#">HP_SYSTEM_CPU_PERI_TIMEOUT_ADDR_REG</a>	CPU_PERI_TIMEOUT_ADDR register	0x0010	RO
<a href="#">HP_SYSTEM_CPU_PERI_TIMEOUT_UID_REG</a>	CPU_PERI_TIMEOUT_UID register	0x0014	WTC
<a href="#">HP_SYSTEM_HP_PERI_TIMEOUT_CONF_REG</a>	HP_PERI_TIMEOUT configuration register	0x0018	varies
<a href="#">HP_SYSTEM_HP_PERI_TIMEOUT_ADDR_REG</a>	HP_PERI_TIMEOUT_ADDR register	0x001C	RO
<a href="#">HP_SYSTEM_HP_PERI_TIMEOUT_UID_REG</a>	HP_PERI_TIMEOUT_UID register	0x0020	WTC
<b>Version Register</b>			
<a href="#">HP_SYSTEM_DATE_REG</a>	Date control and version control register	0x03FC	R/W

### 15.5 Registers

The addresses in this section are relative to System Registers base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 15.1. HP\_SYSTEM\_EXTERNAL\_DEVICE\_ENCRYPT\_DECRYPT\_CONTROL\_REG (0x0000)**




**HP\_SYSTEM\_ENABLE\_SPI\_MANUAL\_ENCRYPT** Configures whether or not to enable MSPI XTS manual encryption in SPI boot mode.  
 0: Disable  
 1: Enable  
 (R/W)

**HP\_SYSTEM\_ENABLE\_DOWNLOAD\_G0CB\_DECRYPT** Configures whether or not to enable MSPI XTS auto decryption in download boot mode.  
 0: Disable  
 1: Enable  
 (R/W)

**HP\_SYSTEM\_ENABLE\_DOWNLOAD\_MANUAL\_ENCRYPT** Configures whether or not to enable MSPI XTS manual encryption in download boot mode.  
 0: Disable  
 1: Enable  
 (R/W)

**Register 15.2. HP\_SYSTEM\_SEC\_DPA\_CONF\_REG (0x0008)**



**HP\_SYSTEM\_SEC\_DPA\_LEVEL** Configures whether or not to enable anti-DPA attack. Valid only when [HP\\_SYSTEM\\_SEC\\_DPA\\_CFG\\_SEL](#) is 0.

0: Disable

1-3: Enable. The larger the number, the higher the security level, which represents the ability to resist DPA attacks, with increased computational overhead of the hardware crypto-accelerators at the same time.

(R/W)


**HP\_SYSTEM\_SEC\_DPA\_CFG\_SEL** Configures whether to select [HP\\_SYSTEM\\_SEC\\_DPA\\_LEVEL](#) or [EFUSE\\_SEC\\_DPA\\_LEVEL](#) (from eFuse) to control DPA level.

0: Select [EFUSE\\_SEC\\_DPA\\_LEVEL](#)

1: Select [HP\\_SYSTEM\\_SEC\\_DPA\\_LEVEL](#)

(R/W)

**Register 15.3. HP\_SYSTEM\_ROM\_TABLE\_LOCK\_REG (0x0038)**



**HP\_SYSTEM\_ROM\_TABLE\_LOCK** Configures whether or not to lock the value contained in [HP\\_SYSTEM\\_ROM\\_TABLE](#).


0: Unlock

1: Lock

(R/W)




**Register 15.4. HP\_SYSTEM\_ROM\_TABLE\_REG (0x003C)**




**HP\_SYSTEM\_ROM\_TABLE** Software ROM-Table register, whose content can be modified only when [HP\\_SYSTEM\\_ROM\\_TABLE\\_LOCK](#) is 0. (R/W)

**Register 15.5. HP\_SYSTEM\_CORE\_DEBUG\_RUNSTALL\_CONF\_REG (0x0040)**



**HP\_SYSTEM\_CORE\_DEBUG\_RUNSTALL\_ENABLE** Configures whether or not to enable debug RunStall functionality between HP CPU and LP CPU.  
 0: Disable  
 1: Enable  
 (R/W)

**Register 15.6. HP\_SYSTEM\_CPU\_PERI\_TIMEOUT\_CONF\_REG (0x000C)**



**HP\_SYSTEM\_CPU\_PERI\_TIMEOUT\_THRES** Configures the timeout threshold for bus access for accessing CPU peripheral register in the number of clock cycles of the clock domain. (R/W)

**HP\_SYSTEM\_CPU\_PERI\_TIMEOUT\_INT\_CLEAR** Write 1 to clear timeout interrupt. (WT)


**HP\_SYSTEM\_CPU\_PERI\_TIMEOUT\_PROTECT\_EN** Configures whether or not to enable timeout protection for accessing CPU peripheral registers.

0: Disable

1: Enable


(R/W)

**Register 15.7. HP\_SYSTEM\_CPU\_PERI\_TIMEOUT\_ADDR\_REG (0x0010)**




**HP\_SYSTEM\_CPU\_PERI\_TIMEOUT\_ADDR** Represents the address information of abnormal access. (RO)

**Register 15.8. HP\_SYSTEM\_CPU\_PERI\_TIMEOUT\_UID\_REG (0x0014)**



**HP\_SYSTEM\_CPU\_PERI\_TIMEOUT\_UID** Represents the master id[4:0] and master permission[6:5] when trigger timeout. This register will be cleared after the interrupt is cleared. (WTC)

**Register 15.9. HP\_SYSTEM\_HP\_PERI\_TIMEOUT\_CONF\_REG (0x0018)**




**HP\_SYSTEM\_HP\_PERI\_TIMEOUT\_THRES** Configures the timeout threshold for bus access for accessing HP peripheral register, corresponding to the number of clock cycles of the clock domain. (R/W)

**HP\_SYSTEM\_HP\_PERI\_TIMEOUT\_INT\_CLEAR** Configures whether or not to clear timeout interrupt.  
 0: No effect  
 1: Clear timeout interrupt  
 (WT)


**HP\_SYSTEM\_HP\_PERI\_TIMEOUT\_PROTECT\_EN** Configures whether or not to enable timeout protection for accessing HP peripheral registers.  
 0: Disable  
 1: Enable  
 (R/W)

**Register 15.10. HP\_SYSTEM\_HP\_PERI\_TIMEOUT\_ADDR\_REG (0x001C)**




**HP\_SYSTEM\_HP\_PERI\_TIMEOUT\_ADDR** Represents the address information of abnormal access. (RO)

**Register 15.11. HP\_SYSTEM\_HP\_PERI\_TIMEOUT\_UID\_REG (0x0020)**



**HP\_SYSTEM\_HP\_PERI\_TIMEOUT\_UID** Represents the master id[4:0] and master permission[6:5] when trigger timeout. This register will be cleared after the interrupt is cleared. (WTC)

**Register 15.12. HP\_SYSTEM\_DATE\_REG (0x03FC)**



**HP\_SYSTEM\_DATE** Version control register. (R/W)

## 16 Debug Assistant (ASSIST\_DEBUG)

### 16.1 Overview

Debug Assistant is an auxiliary module that features a set of functions to help locate bugs and issues during software debugging.

### 16.2 Features

- **Read/write monitoring:** Monitors whether the High-Performance CPU (HP CPU) bus reads from or writes to a specified memory address space. A detected read or write in the monitored address space will trigger an interrupt.
- **Stack pointer (SP) monitoring:** Monitors whether the SP exceeds the specified address space. A bounds violation will trigger an interrupt.
- **Program counter (PC) logging:** Records PC value. The developer can get the last PC value at the most recent HP CPU reset.
- **Bus access logging:** Records the information about bus access. When the HP CPU, LP CPU, or Direct Memory Access controller (DMA) writes a specified value, the Debug Assistant module will record the data type, address of this write operation, and additionally the PC value when the write is performed by the HP CPU, and push such information to the HP SRAM.

### 16.3 Functional Description

#### 16.3.1 Region Read/Write Monitoring

The Debug Assistant module can monitor reads/writes performed by the HP CPU over Data bus and Peripheral bus in a certain address space, i.e., memory region. Whenever the bus reads or writes in the specified address space, an interrupt will be triggered. The Data bus can monitor two memory regions (assuming they are region 0 and region 1, defined by developers' needs) at the same time, and so can Peripheral Bus.

#### 16.3.2 SP Monitoring

The Debug Assistant module can monitor the SP so as to prevent stack overflow or erroneous push/pop. When the stack pointer exceeds the minimum or maximum threshold, the module will record the PC pointer and generate an interrupt. The threshold is configured by software.

#### 16.3.3 PC Logging

In some cases, software developers want to know the PC at the last HP CPU reset. For instance, when the program is stuck and can only be reset, the developer may want to know where the program got stuck in order to debug. The Debug Assistant module can record the PC at the last HP CPU reset, which can be then read for software debugging.

#### 16.3.4 CPU/DMA Bus Access Logging

The Debug Assistant module can record the information about the HP CPU Data bus's, LP CPU bus's, and DMA bus's write behaviors in real time. When a write operation occurs in or a specific value is written to a specified

address space, the module will record the bus type, the address, PC (only when the write is performed by the HP CPU will PC be recorded), and other information, and then store the data in the HP SRAM in a certain format.

## 16.4 Recommended Operation

### 16.4.1 Region Monitoring and SP Monitoring Configuration

The Debug Assistant module can monitor reads and writes performed by the HP CPU's Data bus and Peripheral bus. Two memory regions on each bus can be monitored at the same time. All the monitoring modes supported by the Debug Assistant module are listed below:

- Monitoring of the read/write operations performed by Data bus
  - Data bus reads in region 0
  - Data bus writes in region 0
  - Data bus reads in region 1
  - Data bus writes in region 1
- Monitoring of the read/write operations performed by Peripheral bus
  - Peripheral bus reads in region 0
  - Peripheral bus writes in region 0
  - Peripheral bus reads in region 1
  - Peripheral bus writes in region 1
- Monitoring of exceeding the SP bounds
  - SP exceeds the upper bound address
  - SP exceeds the lower bound address

The configuration process for region monitoring and SP monitoring is as follows:

1. Configure monitored region and SP threshold.
  - Configure Data bus region 0 with [ASSIST\\_DEBUG\\_CORE\\_0\\_AREA\\_DRAM0\\_0\\_MIN\\_REG](#) and [ASSIST\\_DEBUG\\_CORE\\_0\\_AREA\\_DRAM0\\_0\\_MAX\\_REG](#).
  - Configure Data bus region 1 with [ASSIST\\_DEBUG\\_CORE\\_0\\_AREA\\_DRAM0\\_1\\_MIN\\_REG](#) and [ASSIST\\_DEBUG\\_CORE\\_0\\_AREA\\_DRAM0\\_1\\_MAX\\_REG](#).
  - Configure Peripheral bus region 0 with [ASSIST\\_DEBUG\\_CORE\\_0\\_AREA\\_PIF\\_0\\_MIN\\_REG](#) and [ASSIST\\_DEBUG\\_CORE\\_0\\_AREA\\_PIF\\_0\\_MAX\\_REG](#).
  - Configure Peripheral bus region 1 with [ASSIST\\_DEBUG\\_CORE\\_0\\_AREA\\_PIF\\_1\\_MIN\\_REG](#) and [ASSIST\\_DEBUG\\_CORE\\_0\\_AREA\\_PIF\\_1\\_MAX\\_REG](#).
  - Configure SP threshold with [ASSIST\\_DEBUG\\_CORE\\_0\\_SP\\_MIN\\_REG](#) and [ASSIST\\_DEBUG\\_CORE\\_0\\_SP\\_MAX\\_REG](#).
2. Configure interrupts.
  - Configure [ASSIST\\_DEBUG\\_CORE\\_0\\_INTR\\_ENA\\_REG](#) to enable the interrupt of a monitoring mode.

- Configure [ASSIST\\_DEBUG\\_CORE\\_0\\_INTR\\_RAW\\_REG](#) to get the interrupt status of a monitoring mode.
  - Configure [ASSIST\\_DEBUG\\_CORE\\_0\\_INTR\\_CLR\\_REG](#) to clear the interrupt of a monitoring mode.
3. Configure [ASSIST\\_DEBUG\\_CORE\\_0\\_MONTR\\_ENA\\_REG](#) to enable the monitoring mode(s). Various monitoring modes can be enabled at the same time.

Assuming that Debug Assistant module needs to monitor whether Data bus has written to [A ~ B] address space, the user can enable monitoring in either Data bus region 0 or region 1. The following configuration process is based on region 0:

1. Configure [ASSIST\\_DEBUG\\_CORE\\_0\\_RCD\\_PDEBUGEN](#) to 1 to enable HP CPU to update the PC signals to the Debug Assistant module.
2. Configure [ASSIST\\_DEBUG\\_CORE\\_0\\_AREA\\_DRAM0\\_0\\_MIN\\_REG](#) to Address A.
3. Configure [ASSIST\\_DEBUG\\_CORE\\_0\\_AREA\\_DRAM0\\_0\\_MAX\\_REG](#) to Address B.
4. Configure [ASSIST\\_DEBUG\\_CORE\\_0\\_INTR\\_ENA\\_REG](#) bit[1] to enable the interrupt for write operations by Data bus in region 0.
5. Configure [ASSIST\\_DEBUG\\_CORE\\_0\\_MONTR\\_ENA\\_REG](#) bit[1] to enable monitoring write operations by Data bus in region 0.
6. Configure interrupt matrix to map ASSIST\_DEBUG\_INT into HP CPU interrupt (please refer to Chapter 9 *Interrupt Matrix (INTMTX)*).
7. After the interrupt is triggered:
  - Read [ASSIST\\_DEBUG\\_CORE\\_0\\_INTR\\_RAW\\_REG](#) to learn which operation triggered the interrupt.
  - If the interrupt is triggered by region monitoring, read [ASSIST\\_DEBUG\\_CORE\\_0\\_AREA\\_PC\\_REG](#) for the PC value, and [ASSIST\\_DEBUG\\_CORE\\_0\\_AREA\\_SP\\_REG](#) for the SP.
  - If the interrupt is triggered by stack monitoring, read [ASSIST\\_DEBUG\\_CORE\\_0\\_SP\\_PC\\_REG](#) for the PC value.
  - Write 1 to the corresponding bits of [ASSIST\\_DEBUG\\_CORE\\_0\\_INTR\\_RAW\\_REG](#) to clear the interrupts.

### 16.4.2 PC Logging Configuration

Configure [ASSIST\\_DEBUG\\_CORE\\_0\\_RCD\\_PDEBUGEN](#) to 1 to enable HP CPU to update the PC signals to the Debug Assistant module. If [ASSIST\\_DEBUG\\_CORE\\_0\\_RCD\\_RECORDEN](#) is also configured to 1, [ASSIST\\_DEBUG\\_CORE\\_0\\_RCD\\_PDEBUGPC\\_REG](#) will record the HP CPU's PC signal and [ASSIST\\_DEBUG\\_CORE\\_0\\_RCD\\_PDEBUGSP\\_REG](#) will record the SP value. Otherwise, the two registers keep the original values.

When the CPU resets, [ASSIST\\_DEBUG\\_CORE\\_0\\_RCD\\_EN\\_REG](#) will reset, while [ASSIST\\_DEBUG\\_CORE\\_0\\_RCD\\_PDEBUGPC\\_REG](#) and [ASSIST\\_DEBUG\\_CORE\\_0\\_RCD\\_PDEBUGSP\\_REG](#) will not. Therefore, the two registers will keep the PC value and SP value at the CPU reset.

### 16.4.3 CPU/DMA Bus Access Logging Configuration

The configuration process for CPU/DMA bus access logging is described below.

1. Configure monitored address space.
  - Configure [MEM\\_MONITOR\\_LOG\\_MIN\\_REG](#) and [MEM\\_MONITOR\\_LOG\\_MAX\\_REG](#) to specify monitored address space.
2. Configure the monitoring mode with [MEM\\_MONITOR\\_LOG\\_MODE](#):
  - write monitoring (whether the bus has write operations)
  - word monitoring (whether the bus writes a specific word)
  - halfword monitoring (whether the bus writes a specific halfword)
  - byte monitoring (whether the bus writes a specific byte)
3. Configure the specific values to be monitored.
  - In word monitoring mode, [MEM\\_MONITOR\\_LOG\\_CHECK\\_DATA\\_REG](#) specifies the monitored word.
  - In halfword monitoring mode, [MEM\\_MONITOR\\_LOG\\_CHECK\\_DATA\\_REG](#)[15:0] specifies the monitored halfword.
  - In byte monitoring mode, [MEM\\_MONITOR\\_LOG\\_CHECK\\_DATA\\_REG](#)[7:0] specifies the monitored byte.
  - [MEM\\_MONITOR\\_LOG\\_DATA\\_MASK\\_REG](#) is used to mask the byte specified in [MEM\\_MONITOR\\_LOG\\_CHECK\\_DATA\\_REG](#). A masked byte can be any value. For example, in word monitoring, if [MEM\\_MONITOR\\_LOG\\_CHECK\\_DATA\\_REG](#) is configured to 0x01020304 and [MEM\\_MONITOR\\_LOG\\_DATA\\_MASK\\_REG](#) is configured to 0x1, then any writes of the data matching the 0x010203XX pattern by the bus will be recorded.
4. Configure the storage space for recorded data.
  - [MEM\\_MONITOR\\_LOG\\_MEM\\_START\\_REG](#) and [MEM\\_MONITOR\\_LOG\\_MEM\\_END\\_REG](#) specify the storage space for recorded data. The storage space must be in the range of 0x4080\_0000 ~ 0x4087\_FFFF.
  - Set [MEM\\_MONITOR\\_LOG\\_MEM\\_ADDR\\_UPDATE\\_REG](#) to update the value in [MEM\\_MONITOR\\_LOG\\_MEM\\_START\\_REG](#) to [MEM\\_MONITOR\\_LOG\\_MEM\\_CURRENT\\_ADDR\\_REG](#).
  - Configure the permission for the Debug Assistant module to access the internal HP SRAM. Only when the access permission is enabled can the Debug Assistant module access the internal HP SRAM. For more information, please refer to Chapter [14 Permission Control \(PMS\)](#).
5. Configure the writing mode for the recorded data: loop mode or non-loop mode.
  - In loop mode, writing to the specified address space is performed in loops. When writing reaches the end address, it will return to the starting address and continue, overwriting the previously recorded data. Set [MEM\\_MONITOR\\_LOG\\_MEM\\_LOOP\\_ENABLE](#) to enable loop mode. For example, there are 10 write operations (1 ~ 10) to address space 0 ~ 4 during bus access. After the 5th operation writes to address 4, the 6th operation will start writing from address 0. The 6th to 10th operations will overwrite the previous data written by the 1th to 5th operations.
  - In non-loop mode, when writing reaches the end address, it will stop at the end address and dump the remaining data, not overwriting the previously recorded data. Clear [MEM\\_MONITOR\\_LOG\\_MEM\\_LOOP\\_ENABLE](#) to use non-loop mode.



For example, there are 10 write operations (1 ~ 10) to address space 0 ~ 4 during bus access. After the 5th operation writes to address 4, the 6th to 10th write operations will stop at address 4 and will not be performed any more. Therefore, the address 0 ~ 4 stores the values written by the 1 ~ 5 operations and the values of the 6 ~ 10 operations are dumped.

6. Configure bus enable registers.

- Enable HP CPU, LP CPU, or DMA bus access logging with [MEM\\_MONITOR\\_LOG\\_ENA](#). They can be enabled at the same time.

The Debug Assistant module first writes the recorded data to an internal buffer, and then fetches the data from the buffer and writes it to the configured memory space. When the monitored behaviors are triggered continuously, the generated recording packets may fully occupy the buffer, making it unable to take any incoming packets. At this time, the module dumps these incoming packets and buffers a LOST packet instead before the buffer reaches its capacity. However, the bus type and the number of these dumped packets are unknown.

When bus access logging is finished, the recorded data can be read from memory for decoding. The recorded data is in four packet formats, namely HP CPU packet (corresponding to HP CPU Data bus), LP CPU packet (corresponding to LP CPU bus), DMA packet (corresponding to DMA bus), and LOST packet. The packet formats are shown in Table 16-1, 16-2, 16-3, and 16-4.

**Table 16-1. HP CPU Packet Format**

Bit[63:34]	Bit[33:32]	Bit[31:4]	Bit[3:2]	Bit[1:0]
pc_offset	anchored(2)	addr_offset	format	anchored(1)

**Table 16-2. LP CPU Packet Format**

Bit[31:4]	Bit[3:2]	Bit[1:0]
addr_offset	format	anchored(1)

**Table 16-3. DMA Packet Format**

Bit[31:9]	Bit[8:4]	Bit[3:2]	Bit[1:0]
addr_offset	dma_source	format	anchored(1)

**Table 16-4. LOST Packet Format**

Bit[31:4]	Bit[3:2]	Bit[1:0]
reserved	format	anchored(1)

It can be seen from the data packet formats that the HP CPU packet size is 64 bits, LP CPU packet 32 bits, DMA packet size 32 bits, and LOST packet 32 bits. These packets contain the following fields:

- **format** – the packet type. 0: HP CPU packet; 1: DMA packet; 2: LP CPU packet; 3: LOST packet.
- **pc\_offset** - the offset of the PC register at the time of access. Actual PC = pc\_offset + 0x4000\_0000.
- **addr\_offset** - the address offset of a write operation. Actual address = addr\_offset + [MEM\\_MONITOR\\_LOG\\_MIN\\_REG](#).

- **dma\_source** - the source of DMA access. Refer to Table 16-5. For more information on the values 16 ~ 31 in the table, please refer to [3 GDMA Controller \(GDMA\)](#).
- **anchored** - the location of the 32 bits in the data packet. 1 indicates the lower 32 bits. 2 indicates the higher 32 bits.

Table 16-5. DMA Access Source

Value	Source
0	HP CPU
1	LP CPU
2	reserved
3	SDIO_SLV
4	reserved
5	MEM_MONITOR
6	TRACE
7 ~ 15	reserved
16 ~ 31	See the peripherals corresponding to the values 0 ~ 15 in Chapter <a href="#">3 GDMA Controller (GDMA)</a> > <a href="#">Table 3-1 Peripheral-to-Memory and Memory-to-Peripheral Data Transfer</a> . For example, the source corresponding to the value 16 is the peripheral corresponding to the value 0 in that table, the source corresponding to 17 is the peripheral corresponding to 1 in that table, and etc.

The internal buffer of the module is 32 bits wide. When the HP CPU, LP CPU, or DMA bus access logging are all enabled at the same time and the record data is generated at the same time, the DMA data packets are first buffered, then the HP CPU packets, and finally the LP CPU packets. This priority of buffering packets also applies to the case where only two types of packets are generated at the same time. The Debug Assistant will automatically fetch the buffered data and store it in 32-bit data width into the specified memory space.

In loop mode, data looping several times in the storage memory may cause residual data, which can interfere with packet parsing. For example, the lower 32 bits of a HP CPU packet are overwritten, thus making its higher 32 bits residual data. Therefore, users need to filter out the possible residual data in order to determine the starting position of the first valid packet with [MEM\\_MONITOR\\_LOG\\_MEM\\_CURRENT\\_ADDR\\_REG](#). Once the starting position of the packet is identified, check the anchored bit value of the packet. If it is 1, the data will be retained. If it is 2, it will be dumped.

The process of packet parsing is described below:

- Determine whether there is a data overflow with [MEM\\_MONITOR\\_LOG\\_MEM\\_FULL\\_FLAG](#). If no, the address space to read is [MEM\\_MONITOR\\_LOG\\_MEM\\_START\\_REG](#) ~ [MEM\\_MONITOR\\_LOG\\_MEM\\_CURRENT\\_ADDR\\_REG](#) - 4. If yes and the loop mode is enabled, the address space is [MEM\\_MONITOR\\_LOG\\_MEM\\_CURRENT\\_ADDR\\_REG](#) ~ [MEM\\_MONITOR\\_LOG\\_MEM\\_END\\_REG](#) and [MEM\\_MONITOR\\_LOG\\_MEM\\_START\\_REG](#) ~ [MEM\\_MONITOR\\_LOG\\_MEM\\_CURRENT\\_ADDR\\_REG](#) - 4. If yes and loop mode is not enabled, the address space is [MEM\\_MONITOR\\_LOG\\_MEM\\_START\\_REG](#) ~ [MEM\\_MONITOR\\_LOG\\_MEM\\_END\\_REG](#).

- Read and parse data from the starting address. Read 32 bits each time.

After packet parsing is completed, clear the [MEM\\_MONITOR\\_LOG\\_MEM\\_FULL\\_FLAG](#) flag bit by setting [MEM\\_MONITOR\\_CLR\\_LOG\\_MEM\\_FULL\\_FLAG](#).

## 16.5 Register Summary

The addresses of **bus logging configuration registers** (see 16.5.1) in this section are relative to the **MEM\_MONITOR** base address. The addresses of other registers (see 16.5.2) are relative to the **ASSIST\_DEBUG** base address. Both base addresses are provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

### 16.5.1 Summary of Bus Logging Configuration Registers

Name	Description	Address	Access
<b>Bus access logging configuration registers</b>			
<a href="#">MEM_MONITOR_LOG_SETTING_REG</a>	Bus access logging configuration register	0x0000	R/W
<a href="#">MEM_MONITOR_LOG_CHECK_DATA_REG</a>	Configures monitored data in Bus access logging	0x0004	R/W
<a href="#">MEM_MONITOR_LOG_DATA_MASK_REG</a>	Configures masked data in Bus access logging	0x0008	R/W
<a href="#">MEM_MONITOR_LOG_MIN_REG</a>	Configures monitored address space in Bus access logging	0x000C	R/W
<a href="#">MEM_MONITOR_LOG_MAX_REG</a>	Configures monitored address space in Bus access logging	0x0010	R/W
<a href="#">MEM_MONITOR_LOG_MEM_START_REG</a>	Configures the starting address of the storage memory for recorded data	0x0014	R/W
<a href="#">MEM_MONITOR_LOG_MEM_END_REG</a>	Configures the end address of the storage memory for recorded data	0x0018	R/W
<a href="#">MEM_MONITOR_LOG_MEM_CURRENT_ADDR_REG</a>	Represents the address for the next write	0x001C	RO
<a href="#">MEM_MONITOR_LOG_MEM_ADDR_UPDATE_REG</a>	Updates the address for the next write with the starting address for the recorded data	0x0020	R/W
<a href="#">MEM_MONITOR_LOG_MEM_FULL_FLAG_REG</a>	Logging overflow status register	0x0024	varies
<b>Clock control register</b>			
<a href="#">MEM_MONITOR_CLOCK_GATE_REG</a>	Register clock control	0x0028	R/W
<b>Version control register</b>			
<a href="#">MEM_MONITOR_DATE_REG</a>	Version control register	0x03FC	R/W

### 16.5.2 Summary of Other Registers

Name	Description	Address	Access
<b>Monitor configuration registers</b>			
<a href="#">ASSIST_DEBUG_CORE_0_MONTR_ENA_REG</a>	Monitoring enable register	0x0000	R/W

Name	Description	Address	Access
<a href="#">ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN_REG</a>	Configures lower boundary address of region 0 monitored on Data bus	0x0010	R/W
<a href="#">ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX_REG</a>	Configures upper boundary address of region 0 monitored on Data bus	0x0014	R/W
<a href="#">ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN_REG</a>	Configures lower boundary address of region 1 monitored on Data bus	0x0018	R/W
<a href="#">ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX_REG</a>	Configures upper boundary address of region 1 monitored on Data bus	0x001C	R/W
<a href="#">ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN_REG</a>	Configures lower boundary address of region 0 monitored on Peripheral bus	0x0020	R/W
<a href="#">ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX_REG</a>	Configures upper boundary address of region 0 monitored on Peripheral bus	0x0024	R/W
<a href="#">ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN_REG</a>	Configures lower boundary address of region 1 monitored on Peripheral bus	0x0028	R/W
<a href="#">ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX_REG</a>	Configures upper boundary address of region 1 monitored on Peripheral bus	0x002C	R/W
<a href="#">ASSIST_DEBUG_CORE_0_AREA_PC_REG</a>	Region monitoring HP CPU PC status register	0x0030	RO
<a href="#">ASSIST_DEBUG_CORE_0_AREA_SP_REG</a>	Region monitoring HP CPU SP status register	0x0034	RO
<a href="#">ASSIST_DEBUG_CORE_0_SP_MIN_REG</a>	Configures stack monitoring lower boundary address	0x0038	R/W
<a href="#">ASSIST_DEBUG_CORE_0_SP_MAX_REG</a>	Configures stack monitoring upper boundary address	0x003C	R/W
<a href="#">ASSIST_DEBUG_CORE_0_SP_PC_REG</a>	Stack monitoring HP CPU PC status register	0x0040	RO
<b>Interrupt configuration registers</b>			
<a href="#">ASSIST_DEBUG_CORE_0_INTR_RAW_REG</a>	Interrupt status register	0x0004	RO
<a href="#">ASSIST_DEBUG_CORE_0_INTR_ENA_REG</a>	Interrupt enable register	0x0008	R/W
<a href="#">ASSIST_DEBUG_CORE_0_INTR_CLR_REG</a>	Interrupt clear register	0x000C	R/W


Name	Description	Address	Access
<b>PC logging configuration register</b>			
<a href="#">ASSIST_DEBUG_CORE_0_RCD_EN_REG</a>	HP CPU PC logging enable register	0x0044	R/W
<b>PC logging status registers</b>			
<a href="#">ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC_REG</a>	PC logging register	0x0048	RO
<a href="#">ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_REG</a>	PC logging register	0x004C	RO
<b>CPU status registers</b>			
<a href="#">ASSIST_DEBUG_CORE_0_LASTPC_BEFORE_EXCEPTION_REG</a>	PC of the last command before HP CPU enters exception	0x0070	RO
<a href="#">ASSIST_DEBUG_CORE_0_DEBUG_MODE_REG</a>	HP CPU debug mode status register	0x0074	RO
<b>Clock control register</b>			
<a href="#">ASSIST_DEBUG_CLOCK_GATE_REG</a>	Register clock control	0x0078	R/W
<b>Version register</b>			
<a href="#">ASSIST_DEBUG_DATE_REG</a>	Version control register	0x03FC	R/W

## 16.6 Registers

The addresses of **bus logging configuration registers** (see [16.6.1](#)) in this section are relative to **MEM\_MONITOR** base address. The addresses of other registers (see [16.6.2](#)) are relative to the **ASSIST\_DEBUG** base address. Both base addresses are provided in Table [4-2](#) in Chapter [4](#) *System and Memory*.

## 16.6.1 Bus Logging Configuration Registers

Register 16.1. MEM\_MONITOR\_LOG\_SETTING\_REG (0x0000)



**MEM\_MONITOR\_LOG\_ENA** Configures whether to enable CPU or DMA bus access logging.

bit[0]: Configures whether to enable HP CPU bus access logging.

0: Disable

1: Enable

bit[1]: Configures whether to enable LP CPU bus access logging.

0: Disable

1: Enable

bit[2]: Configures whether to enable DMA bus access logging.

0: Disable

1: Enable

(R/W)

**MEM\_MONITOR\_LOG\_MODE** Configures monitoring modes.

bit[0]: Configures write monitoring.

0: Disable

1: Enable

bit[1]: Configures word monitoring.

0: Disable

1: Enable

bit[2]: Configures halfword monitoring.

0: Disable

1: Enable

bit[3]: Configures byte monitoring.

0: Disable

1: Enable

(R/W)

**MEM\_MONITOR\_LOG\_MEM\_LOOP\_ENABLE** Configures the writing mode for recorded data.


1: Loop mode

0: Non-loop mode

(R/W)




**Register 16.2. MEM\_MONITOR\_LOG\_CHECK\_DATA\_REG (0x0004)**



**MEM\_MONITOR\_LOG\_CHECK\_DATA** Configures the data to be monitored during bus accessing.  
(R/W)

**Register 16.3. MEM\_MONITOR\_LOG\_DATA\_MASK\_REG (0x0008)**



**MEM\_MONITOR\_LOG\_DATA\_MASK** Configures which byte(s) in [MEM\\_MONITOR\\_LOG\\_CHECK\\_DATA\\_REG](#) to mask.


bit[0]: Configures whether to mask the least significant byte of [MEM\\_MONITOR\\_LOG\\_CHECK\\_DATA\\_REG](#).  
0: Not mask  
1: Mask

bit[1]: Configures whether to mask the second least significant byte of [MEM\\_MONITOR\\_LOG\\_CHECK\\_DATA\\_REG](#).  
0: Not mask  
1: Mask


bit[2]: Configures whether to mask the second most significant byte of [MEM\\_MONITOR\\_LOG\\_CHECK\\_DATA\\_REG](#).  
0: Not mask  
1: Mask

bit[3]: Configures whether to mask the most significant byte of [MEM\\_MONITOR\\_LOG\\_CHECK\\_DATA\\_REG](#).  
0: Not mask  
1: Mask


(R/W)

**Register 16.4. MEM\_MONITOR\_LOG\_MIN\_REG (0x000C)**

**MEM\_MONITOR\_LOG\_MIN** Configures the lower bound address of the monitored address space.  
(R/W)


**Register 16.5. MEM\_MONITOR\_LOG\_MAX\_REG (0x0010)**

**MEM\_MONITOR\_LOG\_MAX** Configures the upper bound address of the monitored address space.  
(R/W)

**Register 16.6. MEM\_MONITOR\_LOG\_MEM\_START\_REG (0x0014)**


**MEM\_MONITOR\_LOG\_MEM\_START** Configures the starting address of the storage space for recorded data. (R/W)

**Register 16.7. MEM\_MONITOR\_LOG\_MEM\_END\_REG (0x0018)**




**MEM\_MONITOR\_LOG\_MEM\_END** Configures the ending address of the storage space for recorded data. (R/W)

**Register 16.8. MEM\_MONITOR\_LOG\_MEM\_CURRENT\_ADDR\_REG (0x001C)**



**MEM\_MONITOR\_LOG\_MEM\_CURRENT\_ADDR** Represents the address of the next write. (RO)


**Register 16.9. MEM\_MONITOR\_LOG\_MEM\_ADDR\_UPDATE\_REG (0x0020)**



**MEM\_MONITOR\_LOG\_MEM\_ADDR\_UPDATE** Configures whether to update the value in [MEM\\_MONITOR\\_LOG\\_MEM\\_START\\_REG](#) to [MEM\\_MONITOR\\_LOG\\_MEM\\_CURRENT\\_ADDR\\_REG](#).

1: Update  
 0: Not update (default)  
 (R/W)

**Register 16.10. MEM\_MONITOR\_LOG\_MEM\_FULL\_FLAG\_REG (0x0024)**




**MEM\_MONITOR\_LOG\_MEM\_FULL\_FLAG** Represents whether data overflows the storage space

0: Not Overflow  
 1: Overflow  
 (RO)

**MEM\_MONITOR\_CLR\_LOG\_MEM\_FULL\_FLAG** Configures whether to clear the [MEM\\_MONITOR\\_LOG\\_MEM\\_FULL\\_FLAG](#) flag bit.

0: Not clear  
 1: Clear  
 (R/W)

**Register 16.11. MEM\_MONITOR\_CLOCK\_GATE\_REG (0x0028)**




**MEM\_MONITOR\_CLK\_EN** Configures whether to enable the register clock gating.

0: Disable

1: Enable

(R/W)

**Register 16.12. MEM\_MONITOR\_DATE\_REG (0x03FC)**



**MEM\_MONITOR\_DATE** Version control register. (R/W)

### 16.6.2 Other Registers

Register 16.13. ASSIST\_DEBUG\_CORE\_0\_MONTR\_ENA\_REG (0x0000)

(reserved)											ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_ENA ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_ENA ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_ENA ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_ENA ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_ENA ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_ENA ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_ENA ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_ENA ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_ENA ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_ENA											
31										10	9	8	7	6	5	4	3	2	1	0		
0											0											Reset

**ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_0\_RD\_ENA** Configures whether to monitor read operations in region 0 by the Data bus.  
 0: Not monitor  
 1: Monitor  
 (R/W)

**ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_0\_WR\_ENA** Configures whether to monitor write operations in region 0 by the Data bus.  
 0: Not monitor  
 1: Monitor  
 (R/W)

**ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_1\_RD\_ENA** Configures whether to monitor read operations in region 1 by the Data bus.  
 0: Not Monitor  
 1: Monitor  
 (R/W)

**ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_1\_WR\_ENA** Configures whether to monitor write operations in region 1 by the Data bus.  
 0: Not Monitor  
 1: Monitor  
 (R/W)

**ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_0\_RD\_ENA** Configures whether to monitor read operations in region 0 by the Peripheral bus.  
 0: Not Monitor  
 1: Monitor  
 (R/W)

Continued on the next page...

**Register 16.13. ASSIST\_DEBUG\_CORE\_0\_MONTR\_ENA\_REG (0x0000)**

Continued from the previous page...

**ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_0\_WR\_ENA** Configures whether to monitor write operations in region 0 by the Peripheral bus.

0: Not Monitor

1: Monitor

(R/W)

**ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_1\_RD\_ENA** Configures whether to monitor read operations in region 1 by the Peripheral bus.

0: Not Monitor

1: Monitor

(R/W)

**ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_1\_WR\_ENA** Configures whether to monitor write operations in region 1 by the Peripheral bus.

0: Not Monitor

1: Monitor

(R/W)

**ASSIST\_DEBUG\_CORE\_0\_SP\_SPILL\_MIN\_ENA** Configures whether to monitor SP exceeding the lower bound address of SP monitored region.

0: Not Monitor

1: Monitor


(R/W)

**ASSIST\_DEBUG\_CORE\_0\_SP\_SPILL\_MAX\_ENA** Configures whether to monitor SP exceeding the upper bound address of SP monitored region.


0: Not Monitor

1: Monitor

(R/W)

**Register 16.14. ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_0\_MIN\_REG (0x0010)**


**ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_0\_MIN** Configures the lower bound address of Data bus region 0. (R/W)

**Register 16.15. ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_0\_MAX\_REG (0x0014)**

**ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_0\_MAX** Configures the upper bound address of Data bus region 0. (R/W)




**Register 16.16. ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_1\_MIN\_REG (0x0018)**




**ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_1\_MIN** Configures the lower bound address of Data bus region 1. (R/W)

**Register 16.17. ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_1\_MAX\_REG (0x001C)**




**ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_1\_MAX** Configures the upper bound address of Data bus region 1. (R/W)

**Register 16.18. ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_0\_MIN\_REG (0x0020)**




**ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_0\_MIN** Configures the lower bound address of Peripheral bus region 0. (R/W)


**Register 16.19. ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_0\_MAX\_REG (0x0024)**




**ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_0\_MAX** Configures the upper bound address of Peripheral bus region 0. (R/W)

**Register 16.20. ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_1\_MIN\_REG (0x0028)**


**ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_1\_MIN** Configures the lower bound address of Peripheral bus region 1. (R/W)

**Register 16.21. ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_1\_MAX\_REG (0x002C)**


**ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_1\_MAX** Configures the upper bound address of Peripheral bus region 1. (R/W)

**Register 16.22. ASSIST\_DEBUG\_CORE\_0\_AREA\_PC\_REG (0x0030)**


**ASSIST\_DEBUG\_CORE\_0\_AREA\_PC** Represents the PC value when an interrupt is triggered during region monitoring. (RO)

**Register 16.23. ASSIST\_DEBUG\_CORE\_0\_AREA\_SP\_REG (0x0034)**


**ASSIST\_DEBUG\_CORE\_0\_AREA\_SP** Represents the SP value when an interrupt is triggered during region monitoring. (RO)

**Register 16.24. ASSIST\_DEBUG\_CORE\_0\_SP\_MIN\_REG (0x0038)**

**ASSIST\_DEBUG\_CORE\_0\_SP\_MIN** Configures the lower bound address of SP. (R/W)

**Register 16.25. ASSIST\_DEBUG\_CORE\_0\_SP\_MAX\_REG (0x003C)**

**ASSIST\_DEBUG\_CORE\_0\_SP\_MAX** Configures the upper bound address of SP. (R/W)

**Register 16.26. ASSIST\_DEBUG\_CORE\_0\_SP\_PC\_REG (0x0040)**


**ASSIST\_DEBUG\_CORE\_0\_SP\_PC** Represents the PC value during stack monitoring. (RO)

**Register 16.27. ASSIST\_DEBUG\_CORE\_0\_INTR\_RAW\_REG (0x0004)**

(reserved)										ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RAW ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RAW ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RAW ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RAW ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RAW ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RAW ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RAW ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RAW ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RAW ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RAW										
31										10	9	8	7	6	5	4	3	2	1	0
0 0 0 0 0 0 0 0 0 0										0 0 0 0 0 0 0 0 0 0										Reset

- ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_0\_RD\_RAW** The raw interrupt status of read operations in region 0 by Data bus. (RO)
- ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_0\_WR\_RAW** The raw interrupt status of write operations in region 0 by Data bus. (RO)
- ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_1\_RD\_RAW** The raw interrupt status of read operations in region 1 by Data bus. (RO)
- ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_1\_WR\_RAW** The raw interrupt status of write operations in region 1 by Data bus. (RO)
- ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_0\_RD\_RAW** The raw interrupt status of read operations in region 0 by Peripheral bus. (RO)
- ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_0\_WR\_RAW** The raw interrupt status of write operations in region 0 by Peripheral bus. (RO)
- ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_1\_RD\_RAW** The raw interrupt status of read operations in region 1 by Peripheral bus. (RO)
- ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_1\_WR\_RAW** The raw interrupt status of write operations in region 1 by Peripheral bus. (RO)
- ASSIST\_DEBUG\_CORE\_0\_SP\_SPILL\_MIN\_RAW** The raw interrupt status of SP exceeding the lower bound address of SP monitored region. (RO)
- ASSIST\_DEBUG\_CORE\_0\_SP\_SPILL\_MAX\_RAW** The raw interrupt status of SP exceeding the upper bound address of SP monitored region. (RO)

Register 16.28. ASSIST\_DEBUG\_CORE\_0\_INTR\_ENA\_REG (0x0008)



**ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_0\_RD\_INTR\_ENA** Write 1 to enable the interrupt for read operations in region 0 by Data bus. (R/W)

**ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_0\_WR\_INTR\_ENA** Write 1 to enable the interrupt for write operations in region 0 by Data bus. (R/W)

**ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_1\_RD\_INTR\_ENA** Write 1 to enable the interrupt for read operations in region 1 by Data bus. (R/W)

**ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_1\_WR\_INTR\_ENA** Write 1 to enable the interrupt for write operations in region 1 by Data bus. (R/W)

**ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_0\_RD\_INTR\_ENA** Write 1 to enable the interrupt for read operations in region 0 by Peripheral bus. (R/W)

**ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_0\_WR\_INTR\_ENA** Write 1 to enable the interrupt for write operations in region 0 by Peripheral bus. (R/W)

**ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_1\_RD\_INTR\_ENA** Write 1 to enable the interrupt for read operations in region 1 by Peripheral bus. (R/W)

**ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_1\_WR\_INTR\_ENA** Write 1 to enable the interrupt for write operations in region 1 by Peripheral bus. (R/W)

**ASSIST\_DEBUG\_CORE\_0\_SP\_SPILL\_MIN\_INTR\_ENA** Write 1 to enable the interrupt for SP exceeding the lower bound address of SP monitored region. (R/W)

**ASSIST\_DEBUG\_CORE\_0\_SP\_SPILL\_MAX\_INTR\_ENA** Write 1 to enable the interrupt for SP exceeding the upper bound address of SP monitored region. (R/W)


**Register 16.29. ASSIST\_DEBUG\_CORE\_0\_INTR\_CLR\_REG (0x000C)**

(reserved)										ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_CLR ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_CLR ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_CLR ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_CLR ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_CLR ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_CLR ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_CLR ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_CLR ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_CLR ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_CLR										
31										10	9	8	7	6	5	4	3	2	1	0
0										0										Reset

- ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_0\_RD\_CLR** Write 1 to clear the interrupt for read operations in region 0 by Data bus. (R/W)
- ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_0\_WR\_CLR** Write 1 to clear the interrupt for write operations in region 0 by Data bus. (R/W)
- ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_1\_RD\_CLR** Write 1 to clear the interrupt for read operations in region 1 by Data bus. (R/W)
- ASSIST\_DEBUG\_CORE\_0\_AREA\_DRAM0\_1\_WR\_CLR** Write 1 to clear the interrupt for write operations in region 1 by Data bus. (R/W)
- ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_0\_RD\_CLR** Write 1 to clear the interrupt for read operations in region 0 by Peripheral bus. (R/W)
- ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_0\_WR\_CLR** Write 1 to clear the interrupt for write operations in region 0 by Peripheral bus. (R/W)
- ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_1\_RD\_CLR** Write 1 to clear the interrupt for read operations in region 1 by Peripheral bus. (R/W)
- ASSIST\_DEBUG\_CORE\_0\_AREA\_PIF\_1\_WR\_CLR** Write 1 to clear the interrupt for write operations in region 1 by Peripheral bus. (R/W)
- ASSIST\_DEBUG\_CORE\_0\_SP\_SPILL\_MIN\_CLR** Write 1 to clear the interrupt for SP exceeding the lower bound address of SP monitored region. (R/W)
- ASSIST\_DEBUG\_CORE\_0\_SP\_SPILL\_MAX\_CLR** Write 1 to clear the interrupt for SP exceeding the upper bound address of SP monitored region. (R/W)



**Register 16.30. ASSIST\_DEBUG\_CORE\_0\_RCD\_EN\_REG (0x0044)**



**ASSIST\_DEBUG\_CORE\_0\_RCD\_RECORDEN** Configures whether to enable PC logging.

0: Disable

1: [ASSIST\\_DEBUG\\_CORE\\_0\\_RCD\\_PDEBUGPC\\_REG](#) starts to record PC in real time

(R/W)


**ASSIST\_DEBUG\_CORE\_0\_RCD\_PDEBUGEN** Configures whether to enable HP CPU debugging.

0: Disable


1: HP CPU outputs PC

(R/W)


**Register 16.31. ASSIST\_DEBUG\_CORE\_0\_RCD\_PDEBUGPC\_REG (0x0048)**



**ASSIST\_DEBUG\_CORE\_0\_RCD\_PDEBUGPC** Represents the PC value at HP CPU reset. (RO)


**Register 16.32. ASSIST\_DEBUG\_CORE\_0\_RCD\_PDEBUGSP\_REG (0x004C)**

**ASSIST\_DEBUG\_CORE\_0\_RCD\_PDEBUGSP** Represents SP. (RO)

**Register 16.33. ASSIST\_DEBUG\_CORE\_0\_LASTPC\_BEFORE\_EXCEPTION\_REG (0x0070)**

**ASSIST\_DEBUG\_CORE\_0\_LASTPC\_BEFORE\_EXC** Represents the PC of the last command before the HP CPU enters exception. (RO)

Register 16.34. ASSIST\_DEBUG\_CORE\_0\_DEBUG\_MODE\_REG (0x0074)



**ASSIST\_DEBUG\_CORE\_0\_DEBUG\_MODE** Represents whether RISC-V CPU (HP CPU) is in debugging mode.

- 1: In debugging mode
- 0: Not in debugging mode


(RO)

**ASSIST\_DEBUG\_CORE\_0\_DEBUG\_MODULE\_ACTIVE** Represents the status of the RISC-V CPU (HP CPU) debug module.

- 1: Active status
- Other: Inactive status

(RO)

Register 16.35. ASSIST\_DEBUG\_CLOCK\_GATE\_REG (0x0078)



**ASSIST\_DEBUG\_CLK\_EN** Configures whether to enable the register clock gating.

- 0: Disable
- 1: Enable

(R/W)

**Register 16.36. ASSIST\_DEBUG\_DATE\_REG (0x03FC)**

<i>(reserved)</i>				<i>ASSIST_DEBUG_DATE</i>												
31	28	27													0	
0	0	0	0	0x2109130												Reset

**ASSIST\_DEBUG\_DATE** Version control register. (R/W)

## 17 AES Accelerator (AES)

### 17.1 Introduction

ESP32-C6 integrates an Advanced Encryption Standard (AES) accelerator, which is a hardware device that speeds up computation using AES algorithm significantly, compared to AES algorithms implemented solely in software. The AES accelerator integrated in ESP32-C6 has two working modes, which are [Typical AES](#) and [DMA-AES](#).

### 17.2 Features

The following functionality is supported:

- Typical AES working mode
  - AES-128/AES-256 encryption and decryption
- DMA-AES working mode
  - AES-128/AES-256 encryption and decryption
  - Block cipher mode
    - \* ECB (Electronic Codebook)
    - \* CBC (Cipher Block Chaining)
    - \* OFB (Output Feedback)
    - \* CTR (Counter)
    - \* CFB8 (8-bit Cipher Feedback)
    - \* CFB128 (128-bit Cipher Feedback)
  - Interrupt on completion of computation

### 17.3 AES Working Modes

The AES accelerator integrated in ESP32-C6 has two working modes, which are [Typical AES](#) and [DMA-AES](#).

- Typical AES Working Mode:
  - Supports encryption and decryption using cryptographic keys of 128 and 256 bits, specified in [NIST FIPS 197](#).

In this working mode, the plaintext and ciphertext is written and read via CPU directly.

- DMA-AES Working Mode:
  - Supports encryption and decryption using cryptographic keys of 128 and 256 bits, specified in [NIST FIPS 197](#);
  - Supports block cipher modes ECB/CBC/OFB/CTR/CFB8/CFB128 under [NIST SP 800-38A](#).

In this working mode, the plaintext and ciphertext are written and read via DMA. An interrupt will be generated when operation completes.

The AES accelerator is activated by setting the [PCR\\_AES\\_CLK\\_EN](#) bit and clearing the [PCR\\_AES\\_RST\\_EN](#) bit in the [PCR\\_AES\\_CONF\\_REG](#) register. Additionally, users also need to clear [PCR\\_DS\\_RST\\_EN](#) bit to reset [Digital Signature \(DS\)](#).

Users can choose the working mode for AES accelerator by configuring the [AES\\_DMA\\_ENABLE\\_REG](#) register according to Table 17-1 below.

**Table 17-1. AES Accelerator Working Mode**

<a href="#">AES_DMA_ENABLE_REG</a>	Working Mode
0	Typical AES
1	DMA-AES

Users can choose the length of cryptographic keys and encryption / decryption by configuring the [AES\\_MODE\\_REG](#) register according to Table 17-2 below.

**Table 17-2. Key Length and Encryption/Decryption**

<a href="#">AES_MODE_REG</a> [2:0]	Key Length and Encryption / Decryption
0	AES-128 encryption
1	reserved
2	AES-256 encryption
3	reserved
4	AES-128 decryption
5	reserved
6	AES-256 decryption
7	reserved

For detailed introduction on these two working modes, please refer to Section 17.4 and Section 17.5 below.

**Notice:**

ESP32-C6's [Digital Signature \(DS\)](#) module will call the AES accelerator. Therefore, users cannot access the AES accelerator when [Digital Signature \(DS\)](#) module is working.

## 17.4 Typical AES Working Mode

In the Typical AES working mode, users can check the working status of the AES accelerator by inquiring the `AES_STATE_REG` register and comparing the return value against the Table 17-3 below.

**Table 17-3. Working Status under Typical AES Working Mode**

<code>AES_STATE_REG</code>	Status	Description
0	IDLE	The AES accelerator is idle or completed operation.
1	WORK	The AES accelerator is in the middle of an operation.

### 17.4.1 Key, Plaintext, and Ciphertext

The encryption or decryption key is stored in `AES_KEY_n_REG`, which is a set of eight 32-bit registers.

- For AES-128 encryption/decryption, the 128-bit key is stored in `AES_KEY_0_REG` ~ `AES_KEY_3_REG`.
- For AES-256 encryption/decryption, the 256-bit key is stored in `AES_KEY_0_REG` ~ `AES_KEY_7_REG`.

The plaintext and ciphertext are stored in `AES_TEXT_IN_m_REG` and `AES_TEXT_OUT_m_REG`, which are two sets of four 32-bit registers.

- For AES-128/AES-256 encryption, the `AES_TEXT_IN_m_REG` registers are initialized with plaintext. Then, the AES accelerator stores the ciphertext into `AES_TEXT_OUT_m_REG` after operation.
- For AES-128/AES-256 decryption, the `AES_TEXT_IN_m_REG` registers are initialized with ciphertext. Then, the AES accelerator stores the plaintext into `AES_TEXT_OUT_m_REG` after operation.

### 17.4.2 Endianness

#### Text Endianness

In Typical AES working mode, the AES accelerator uses cryptographic keys to encrypt and decrypt data in blocks of 128 bits. When filling data into `AES_TEXT_IN_m_REG` register or reading result from `AES_TEXT_OUT_m_REG` registers, users should follow the text endianness type specified in Table 17-4.

**Table 17-4. Text Endianness Type for Typical AES**

State <sup>1</sup>		Plaintext/Ciphertext			
		c <sup>2</sup>			
		0	1	2	3
r	0	<code>AES_TEXT_x_0_REG[7:0]</code>	<code>AES_TEXT_x_1_REG[7:0]</code>	<code>AES_TEXT_x_2_REG[7:0]</code>	<code>AES_TEXT_x_3_REG[7:0]</code>
	1	<code>AES_TEXT_x_0_REG[15:8]</code>	<code>AES_TEXT_x_1_REG[15:8]</code>	<code>AES_TEXT_x_2_REG[15:8]</code>	<code>AES_TEXT_x_3_REG[15:8]</code>
	2	<code>AES_TEXT_x_0_REG[23:16]</code>	<code>AES_TEXT_x_1_REG[23:16]</code>	<code>AES_TEXT_x_2_REG[23:16]</code>	<code>AES_TEXT_x_3_REG[23:16]</code>
	3	<code>AES_TEXT_x_0_REG[31:24]</code>	<code>AES_TEXT_x_1_REG[31:24]</code>	<code>AES_TEXT_x_2_REG[31:24]</code>	<code>AES_TEXT_x_3_REG[31:24]</code>

<sup>1</sup> The definition of "State (including c and r)" is described in Section 3.4 The State in [NIST FIPS 197](#).

<sup>2</sup> Where *x* = IN or OUT.

## Key Endianness

In Typical AES working mode, when filling key into [AES\\_KEY\\_m\\_REG](#) registers, users should follow the key endianness type specified in Table 17-5 and Table 17-6.

**Table 17-5. Key Endianness Type for AES-128 Encryption and Decryption**

Bit <sup>1</sup>	w[0]	w[1]	w[2]	w[3] <sup>2</sup>
[31:24]	<a href="#">AES_KEY_0_REG[7:0]</a>	<a href="#">AES_KEY_1_REG[7:0]</a>	<a href="#">AES_KEY_2_REG[7:0]</a>	<a href="#">AES_KEY_3_REG[7:0]</a>
[23:16]	<a href="#">AES_KEY_0_REG[15:8]</a>	<a href="#">AES_KEY_1_REG[15:8]</a>	<a href="#">AES_KEY_2_REG[15:8]</a>	<a href="#">AES_KEY_3_REG[15:8]</a>
[15:8]	<a href="#">AES_KEY_0_REG[23:16]</a>	<a href="#">AES_KEY_1_REG[23:16]</a>	<a href="#">AES_KEY_2_REG[23:16]</a>	<a href="#">AES_KEY_3_REG[23:16]</a>
[7:0]	<a href="#">AES_KEY_0_REG[31:24]</a>	<a href="#">AES_KEY_1_REG[31:24]</a>	<a href="#">AES_KEY_2_REG[31:24]</a>	<a href="#">AES_KEY_3_REG[31:24]</a>

<sup>1</sup> Column “Bit” specifies the bytes of each word stored in w[0] ~ w[3].

<sup>2</sup> w[0] ~ w[3] are “the first Nk words of the expanded key” as specified in Section 5.2 Key Expansion in [NIST FIPS 197](#).

**Table 17-6. Key Endianness Type for AES-256 Encryption and Decryption**

Bit <sup>1</sup>	w[0]	w[1]	w[2]	w[3]	w[4]	w[5]	w[6]	w[7] <sup>2</sup>
[31:24]	<a href="#">AES_KEY_0_REG[7:0]</a>	<a href="#">AES_KEY_1_REG[7:0]</a>	<a href="#">AES_KEY_2_REG[7:0]</a>	<a href="#">AES_KEY_3_REG[7:0]</a>	<a href="#">AES_KEY_4_REG[7:0]</a>	<a href="#">AES_KEY_5_REG[7:0]</a>	<a href="#">AES_KEY_6_REG[7:0]</a>	<a href="#">AES_KEY_7_REG[7:0]</a>
[23:16]	<a href="#">AES_KEY_0_REG[15:8]</a>	<a href="#">AES_KEY_1_REG[15:8]</a>	<a href="#">AES_KEY_2_REG[15:8]</a>	<a href="#">AES_KEY_3_REG[15:8]</a>	<a href="#">AES_KEY_4_REG[15:8]</a>	<a href="#">AES_KEY_5_REG[15:8]</a>	<a href="#">AES_KEY_6_REG[15:8]</a>	<a href="#">AES_KEY_7_REG[15:8]</a>
[15:8]	<a href="#">AES_KEY_0_REG[23:16]</a>	<a href="#">AES_KEY_1_REG[23:16]</a>	<a href="#">AES_KEY_2_REG[23:16]</a>	<a href="#">AES_KEY_3_REG[23:16]</a>	<a href="#">AES_KEY_4_REG[23:16]</a>	<a href="#">AES_KEY_5_REG[23:16]</a>	<a href="#">AES_KEY_6_REG[23:16]</a>	<a href="#">AES_KEY_7_REG[23:16]</a>
[7:0]	<a href="#">AES_KEY_0_REG[31:24]</a>	<a href="#">AES_KEY_1_REG[31:24]</a>	<a href="#">AES_KEY_2_REG[31:24]</a>	<a href="#">AES_KEY_3_REG[31:24]</a>	<a href="#">AES_KEY_4_REG[31:24]</a>	<a href="#">AES_KEY_5_REG[31:24]</a>	<a href="#">AES_KEY_6_REG[31:24]</a>	<a href="#">AES_KEY_7_REG[31:24]</a>

<sup>1</sup> Column “Bit” specifies the bytes of each word stored in w[0] ~ w[7].

<sup>2</sup> w[0] ~ w[7] are “the first Nk words of the expanded key” as specified in Chapter 5.2 Key Expansion in [NIST FIPS 197](#).



### 17.4.3 Operation Process

#### Single Operation

1. Write 0 to the [AES\\_DMA\\_ENABLE\\_REG](#) register.
2. Initialize registers [AES\\_MODE\\_REG](#), [AES\\_KEY\\_n\\_REG](#), [AES\\_TEXT\\_IN\\_m\\_REG](#).
3. Start operation by writing 1 to the [AES\\_TRIGGER\\_REG](#) register.
4. Wait till the content of the [AES\\_STATE\\_REG](#) register becomes 0, which indicates the operation is completed.
5. Read results from the [AES\\_TEXT\\_OUT\\_m\\_REG](#) register.

#### Consecutive Operations

In consecutive operations, primarily the input [AES\\_TEXT\\_IN\\_m\\_REG](#) and output [AES\\_TEXT\\_OUT\\_m\\_REG](#) registers are being written and read, while the content of [AES\\_DMA\\_ENABLE\\_REG](#), [AES\\_MODE\\_REG](#), [AES\\_KEY\\_n\\_REG](#) is kept unchanged. Therefore, the initialization can be simplified during the consecutive operation.

1. Write 0 to the [AES\\_DMA\\_ENABLE\\_REG](#) register before starting the first operation.
2. Initialize registers [AES\\_MODE\\_REG](#) and [AES\\_KEY\\_n\\_REG](#) before starting the first operation.
3. Update the content of [AES\\_TEXT\\_IN\\_m\\_REG](#).
4. Start operation by writing 1 to the [AES\\_TRIGGER\\_REG](#) register.
5. Wait till the content of the [AES\\_STATE\\_REG](#) register becomes 0, which indicates the operation completes.
6. Read results from the [AES\\_TEXT\\_OUT\\_m\\_REG](#) register, and return to Step 3 to continue the next operation.

## 17.5 DMA-AES Working Mode

In the DMA-AES working mode, the AES accelerator supports six block cipher modes including ECB/CBC/OFB/CTR/CFB8/CFB128. Users can choose the block cipher mode by configuring the [AES\\_BLOCK\\_MODE\\_REG](#) register according to Table 17-7 below.

**Table 17-7. Block Cipher Mode**

<a href="#">AES_BLOCK_MODE_REG</a> [2:0]	Block Cipher Mode
0	ECB (Electronic Codebook)
1	CBC (Cipher Block Chaining)
2	OFB (Output Feedback)
3	CTR (Counter)
4	CFB8 (8-bit Cipher Feedback)
5	CFB128 (128-bit Cipher Feedback)
6	reserved
7	reserved

Users can check the working status of the AES accelerator by inquiring the [AES\\_STATE\\_REG](#) register and comparing the return value against the Table 17-8 below.

Table 17-8. Working Status under DMA-AES Working mode

AES_STATE_REG[1:0]	Status	Description
0	IDLE	The AES accelerator is idle.
1	WORK	The AES accelerator is in the middle of an operation.
2	DONE	The AES accelerator completed operations.

When working in the DMA-AES working mode, the AES accelerator supports interrupt on the completion of computation. To enable this function, write 1 to the [AES\\_INT\\_ENA\\_REG](#) register. By default, the interrupt function is disabled. Also, note that the interrupt should be cleared by software after use.

### 17.5.1 Key, Plaintext, and Ciphertext

#### Block Operation

During the block operations, the AES accelerator reads source data from DMA, and write result data to DMA after the computation.

- For encryption, DMA reads plaintext from memory, then passes it to AES as source data. After computation, AES passes ciphertext as result data back to DMA to write into memory.
- For decryption, DMA reads ciphertext from memory, then passes it to AES as source data. After computation, AES passes plaintext as result data back to DMA to write into memory.

During block operations, the lengths of the source data and result data are the same. The total computation time is reduced because the DMA data operation and AES computation can happen concurrently.

The length of source data for AES accelerator under DMA-AES working mode must be 128 bits or the integral multiples of 128 bits. Otherwise, trailing zeros will be added to the original source data, so the length of source data equals to the nearest integral multiples of 128 bits. Please see details in [Table 17-9](#) below.

Table 17-9. TEXT-PADDING

Function : TEXT-PADDING()	
<b>Input</b>	: $X$ , bit string.
<b>Output</b>	: $Y = \text{TEXT-PADDING}(X)$ , whose length is the nearest integral multiples of 128 bits.
<b>Steps</b>	
Let us assume that $X$ is a data-stream that can be split into $n$ parts as following:	
$X = X_1    X_2    \dots    X_{n-1}    X_n$	
Here, the lengths of $X_1, X_2, \dots, X_{n-1}$ all equal to 128 bits, and the length of $X_n$ is $t$ ( $0 <= t <= 127$ ).	
If $t = 0$ , then	
$\text{TEXT-PADDING}(X) = X;$	
If $0 < t <= 127$ , define a 128-bit block, $X_n^*$ , and let $X_n^* = X_n    0^{128-t}$ , then	
$\text{TEXT-PADDING}(X) = X_1    X_2    \dots    X_{n-1}    X_n^* = X    0^{128-t}$	

### 17.5.2 Endianness

Under the DMA-AES working mode, the transmission of source data and result data for AES accelerator is solely controlled by DMA. Therefore, the AES accelerator cannot control the Endianness of the source data and result

data, but does have requirement on how these data should be stored in memory and on the length of the data.

For example, let us assume DMA needs to write the following data into memory at address 0x0280.

- Data represented in hexadecimal:
  - 0102030405060708090A0B0C0D0E0F101112131415161718191A1B1C1D1E1F20
- Data Length:
  - Equals to 2 blocks.

Then, this data will be stored in memory as shown in Table 17-10 below.

**Table 17-10. Text Endianness for DMA-AES**

Address	Byte	Address	Byte	Address	Byte	Address	Byte
0x0280	0x01	0x0281	0x02	0x0282	0x03	0x0283	0x04
0x0284	0x05	0x0285	0x06	0x0286	0x07	0x0287	0x08
0x0288	0x09	0x0289	0x0A	0x028A	0x0B	0x028B	0x0C
0x028C	0x0D	0x028D	0x0E	0x028E	0x0F	0x028F	0x10
0x0290	0x11	0x0291	0x12	0x0292	0x13	0x0293	0x14
0x0294	0x15	0x0295	0x16	0x0296	0x17	0x0297	0x18
0x0298	0x19	0x0299	0x1A	0x029A	0x1B	0x029B	0x1C
0x029C	0x1D	0x029D	0x1E	0x029E	0x1F	0x029F	0x20

### 17.5.3 Standard Incrementing Function

AES accelerator provides two Standard Incrementing Functions for the CTR block operation, which are  $INC_{32}$  and  $INC_{128}$  Standard Incrementing Functions. By setting the `AES_INC_SEL_REG` register to 0 or 1, users can choose the  $INC_{32}$  or  $INC_{128}$  functions respectively. For details on the Standard Incrementing Function, please see Chapter B.1 The Standard Incrementing Function in [NIST SP 800-38A](#).

### 17.5.4 Block Number

Register `AES_BLOCK_NUM_REG` stores the Block Number of plaintext  $P$  or ciphertext  $C$ . The length of this register equals to  $\text{length}(\text{TEXT-PADDING}(P))/128$  or  $\text{length}(\text{TEXT-PADDING}(C))/128$ . The AES accelerator only uses this register when working in the DMA-AES mode.

### 17.5.5 Initialization Vector

`AES_IV_MEM` is a 16-byte memory, which is only available for AES accelerator working in block operations. For CBC/OFB/CFB8/CFB128 operations, the `AES_IV_MEM` memory stores the Initialization Vector (IV). For the CTR operation, the `AES_IV_MEM` memory stores the Initial Counter Block (ICB).

Both IV and ICB are 128-bit strings, which can be divided into Byte0, Byte1, Byte2 ... Byte15 (from left to right). `AES_IV_MEM` stores data following the Endianness pattern presented in Table 17-10, i.e. the most significant (i.e., left-most) byte Byte0 is stored at the lowest address while the least significant (i.e., right-most) byte Byte15 at the highest address.

For more details on IV and ICB, please refer to [NIST SP 800-38A](#).

### 17.5.6 Block Operation Process

1. Select one of DMA channels to connect with AES, configure the DMA chained list, and then start DMA. For details, please refer to Chapter 3 *GDMA Controller (GDMA)*.
2. Initialize the AES accelerator-related registers:
  - Write 1 to the [AES\\_DMA\\_ENABLE\\_REG](#) register.
  - Configure the [AES\\_INT\\_ENA\\_REG](#) register to enable or disable the interrupt function.
  - Initialize registers [AES\\_MODE\\_REG](#) and [AES\\_KEY\\_n\\_REG](#).
  - Select block cipher mode by configuring the [AES\\_BLOCK\\_MODE\\_REG](#) register. For details, see Table 17-7.
  - Initialize the [AES\\_BLOCK\\_NUM\\_REG](#) register. For details, see Section 17.5.4.
  - Initialize the [AES\\_INC\\_SEL\\_REG](#) register (only needed when AES accelerator is working under CTR block operation).
  - Initialize the [AES\\_IV\\_MEM](#) memory (This is always needed except for ECB block operation).
3. Start operation by writing 1 to the [AES\\_TRIGGER\\_REG](#) register.
4. Wait for the completion of computation, which happens when the content of [AES\\_STATE\\_REG](#) becomes 2 or the AES interrupt occurs.
5. Check if DMA completes data transmission from AES to memory. At this time, DMA had already written the result data in memory, which can be accessed directly. For details on DMA, please refer to Chapter 3 *GDMA Controller (GDMA)*.
6. Clear interrupt by writing 1 to the [AES\\_INT\\_CLEAR\\_REG](#) register, if any AES interrupt occurred during the computation.
7. Release the AES accelerator by writing 1 to the [AES\\_DMA\\_EXIT\\_REG](#) register. After this, the content of the [AES\\_STATE\\_REG](#) register becomes 0. Note that, you can release DMA earlier, but only after Step 4 is completed.

## 17.6 Memory Summary

The addresses in this section are relative to the AES accelerator base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Size (byte)	Starting Address	Ending Address	Access
<a href="#">AES_IV_MEM</a>	Memory IV	16 bytes	0x0050	0x005F	R/W

## 17.7 Register Summary

The addresses in this section are relative to the AES accelerator base address provided in Table 4-2 in Chapter 4 *System and Memory*.


The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Key Registers</b>			
<a href="#">AES_KEY_0_REG</a>	AES key data register 0	0x0000	R/W
<a href="#">AES_KEY_1_REG</a>	AES key data register 1	0x0004	R/W
<a href="#">AES_KEY_2_REG</a>	AES key data register 2	0x0008	R/W
<a href="#">AES_KEY_3_REG</a>	AES key data register 3	0x000C	R/W
<a href="#">AES_KEY_4_REG</a>	AES key data register 4	0x0010	R/W
<a href="#">AES_KEY_5_REG</a>	AES key data register 5	0x0014	R/W
<a href="#">AES_KEY_6_REG</a>	AES key data register 6	0x0018	R/W
<a href="#">AES_KEY_7_REG</a>	AES key data register 7	0x001C	R/W
<b>TEXT_IN Registers</b>			
<a href="#">AES_TEXT_IN_0_REG</a>	Source text data register 0	0x0020	R/W
<a href="#">AES_TEXT_IN_1_REG</a>	Source text data register 1	0x0024	R/W
<a href="#">AES_TEXT_IN_2_REG</a>	Source text data register 2	0x0028	R/W
<a href="#">AES_TEXT_IN_3_REG</a>	Source text data register 3	0x002C	R/W
<b>TEXT_OUT Registers</b>			
<a href="#">AES_TEXT_OUT_0_REG</a>	Result text data register 0	0x0030	RO
<a href="#">AES_TEXT_OUT_1_REG</a>	Result text data register 1	0x0034	RO
<a href="#">AES_TEXT_OUT_2_REG</a>	Result text data register 2	0x0038	RO
<a href="#">AES_TEXT_OUT_3_REG</a>	Result text data register 3	0x003C	RO
<b>Control / Configuration Registers</b>			
<a href="#">AES_MODE_REG</a>	Defines key length and encryption / decryption	0x0040	R/W
<a href="#">AES_DMA_ENABLE_REG</a>	Selects the working mode of the AES accelerator	0x0090	R/W
<a href="#">AES_BLOCK_MODE_REG</a>	Defines the block cipher mode	0x0094	R/W
<a href="#">AES_BLOCK_NUM_REG</a>	Block number configuration register	0x0098	R/W
<a href="#">AES_INC_SEL_REG</a>	Standard incrementing function register	0x009C	R/W
<a href="#">AES_TRIGGER_REG</a>	Operation start controlling register	0x0048	WO
<a href="#">AES_DMA_EXIT_REG</a>	Operation exit controlling register	0x00B8	WO
<b>Status Register</b>			
<a href="#">AES_STATE_REG</a>	Operation status register	0x004C	RO
<b>Interrupt Registers</b>			
<a href="#">AES_INT_CLEAR_REG</a>	DMA-AES interrupt clear register	0x00AC	WO
<a href="#">AES_INT_ENA_REG</a>	DMA-AES interrupt enable register	0x00B0	R/W

## 17.8 Registers


The addresses in this section are relative to the AES accelerator base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 17.1. AES\_KEY\_n\_REG ( $n: 0-7$ ) ( $0x0000+4*n$ )**




**AES\_KEY\_n\_REG ( $n: 0-7$ )** Represents AES key data. (R/W)

**Register 17.2. AES\_TEXT\_IN\_m\_REG ( $m: 0-3$ ) ( $0x0020+4*m$ )**



**AES\_TEXT\_IN\_m\_REG ( $m: 0-3$ )** Represents the source text data when the AES accelerator operates in the Typical AES working mode. (R/W)

**Register 17.3. AES\_TEXT\_OUT\_m\_REG ( $m: 0-3$ ) ( $0x0030+4*m$ )**



**AES\_TEXT\_OUT\_m\_REG ( $m: 0-3$ )** Represents the result text data when the AES accelerator operates in the Typical AES working mode. (RO)

## Register 17.4. AES\_MODE\_REG (0x0040)

(reserved)	AES_MODE
31	3 2 0
0x00000000	0
	Reset

**AES\_MODE** Configures the key length and encryption / decryption of the AES accelerator.

- 0: AES-128 encryption
  - 1: Reserved
  - 2: AES-256 encryption
  - 3: Reserved
  - 4: AES-128 decryption
  - 5: Reserved
  - 6: AES-256 decryption
  - 7: Reserved
- (R/W)

## Register 17.5. AES\_DMA\_ENABLE\_REG (0x0090)

(reserved)	AES_DMA_ENABLE
31	1 0
0x00000000	0
	Reset

**AES\_DMA\_ENABLE** Configures the working mode of the AES accelerator.

- 0: Typical AES
  - 1: DMA-AES
- (R/W)

**Register 17.6. AES\_BLOCK\_MODE\_REG (0x0094)**

(reserved)		AES_BLOCK_MODE	
31	3	2	0
0x00000000			0
			Reset

**AES\_BLOCK\_MODE** Configures the block cipher mode of the AES accelerator operating under the DMA-AES working mode.

- 0: ECB (Electronic Code Block)
- 1: CBC (Cipher Block Chaining)
- 2: OFB (Output FeedBack)
- 3: CTR (Counter)
- 4: CFB8 (8-bit Cipher FeedBack)
- 5: CFB128 (128-bit Cipher FeedBack)
- 6: Reserved
- 7: Reserved

(R/W)

**Register 17.7. AES\_BLOCK\_NUM\_REG (0x0098)**

AES_BLOCK_NUM	
31	0
0x00000000	
Reset	

**AES\_BLOCK\_NUM** Represents the Block Number of plaintext or ciphertext when the AES accelerator operates under the DMA-AES working mode. For details, see Section 17.5.4. (R/W)

**Register 17.8. AES\_INC\_SEL\_REG (0x009C)**

(reserved)		AES_INC_SEL	
31	1	0	0
0x00000000			0
			Reset

**AES\_INC\_SEL** Configures the Standard Incrementing Function for CTR block operation.

- 0: INC<sub>32</sub>
- 1: INC<sub>128</sub>

(R/W)



**Register 17.9. AES\_TRIGGER\_REG (0x0048)**

31	<i>(reserved)</i>	1	0	AES_TRIGGER
0x00000000			x	

**AES\_TRIGGER** Configures whether or not to start AES operation.

0: No effect

1: Start

(WO)

**Register 17.10. AES\_STATE\_REG (0x004C)**

31	<i>(reserved)</i>	2	1	0	AES_STATE
0x00000000			0x0		

**AES\_STATE** Represents the working status of the AES accelerator.

In Typical AES working mode:

0: IDLE

1: WORK

2: No effect

3: No effect

In DMA-AES working mode:

0: IDLE

1: WORK

2: DONE

3: No effect

(RO)

**Register 17.11. AES\_DMA\_EXIT\_REG (0x00B8)**

31	<i>(reserved)</i>	1	0	<i>AES_DMA_EXIT</i>
0x00000000			x	

**AES\_DMA\_EXIT** Configures whether or not to exit AES operation.

0: No effect

1: Exit

Only valid for DMA-AES operation. (WO)

**Register 17.12. AES\_INT\_CLEAR\_REG (0x00AC)**

31	<i>(reserved)</i>	1	0	<i>AES_INT_CLEAR</i>
0x00000000			x	

**AES\_INT\_CLEAR** Configures whether or not to clear AES interrupt.

0: No effect

1: Clear

(WO)

**Register 17.13. AES\_INT\_ENA\_REG (0x00B0)**

31	<i>(reserved)</i>	1	0	<i>AES_INT_ENA</i>
0x00000000			0	

**AES\_INT\_ENA** Configures whether or not to enable AES interrupt.

0: Disable

1: Enable

(R/W)

## 18 ECC Accelerator (ECC)

### 18.1 Introduction

Elliptic Curve Cryptography (ECC) is an approach to public-key cryptography based on the algebraic structure of elliptic curves. ECC allows smaller keys compared to RSA cryptography while providing equivalent security.

ESP32-C6's ECC Accelerator can complete various calculations based on different elliptic curves, thus accelerating the ECC algorithm and ECC-derived algorithms (such as ECDSA).

### 18.2 Features

ESP32-C6's ECC Accelerator has the following features:

- Two different elliptic curves, namely P-192 and P-256 defined in [FIPS 186-3](#)
- Six working modes
- Interrupt upon completion of calculation

### 18.3 Terminology

This section covers terminology used to describe ECC Accelerator.

#### 18.3.1 ECC Basics

##### 18.3.1.1 Elliptic Curve and Points on the Curves

The ECC algorithm is based on elliptic curves over prime fields, which can be represented as:

$$y^2 = x^3 + ax + b \pmod{p}$$

where,

- $p$  is a prime number,
- $a$  and  $b$  are two non-negative integers smaller than  $p$ ,
- and  $(x, y)$  is a point on the curve satisfying the representation.

##### 18.3.1.2 Affine Coordinates and Jacobian Coordinates

An elliptic curve can be represented as below:

- In affine coordinates:

$$y^2 = x^3 + ax + b \pmod{p}$$

- In a Jacobian coordinates:

$$Y^2 = X^3 + aXZ^4 + bZ^6 \pmod{p}$$

To convert affine coordinates  $(x, y)$  to/from Jacobian coordinates  $(X, Y, Z)$ :

- From Jacobian to Affine coordinates

$$x = X/Z^2 \bmod p$$

$$y = Y/Z^3 \bmod p$$

- From Affine to Jacobian coordinates

$$X = x$$

$$Y = y$$

$$Z = 1$$

## 18.3.2 Definitions of ESP32-C6's ECC

### 18.3.2.1 Memory Blocks

ECC's memory blocks store input data and output data of the ECC operation.

**Table 18-1. ECC Accelerator Memory Blocks**

Memory	Size (byte)	Starting Address*	Ending Address*	Access
ECC_Mem_k	32	0x100	0x11F	R/W
ECC_Mem_Px	32	0x120	0x13F	R/W
ECC_Mem_Py	32	0x140	0x15F	R/W

\* Address offset related to ECC accelerator base address is provided in Table 4-2 in Chapter 4 *System and Memory*.

### 18.3.2.2 Data and Data Block

ESP32-C6's ECC operates on data of 256 bits. This data ( $D[255 : 0]$ ) can be divided into eight 32-bit data blocks  $D[n][31 : 0]$  ( $n = 0, 1, \dots, 7$ ). Data blocks with the smaller serial number correspond to the lower binary bits. To be specific:

$$D[255 : 0] = D[7][31 : 0], D[6][31 : 0], D[5][31 : 0], D[4][31 : 0], D[3][31 : 0], D[2][31 : 0], D[1][31 : 0], D[0][31 : 0]$$

### 18.3.2.3 Write Data

Write data means writing data to an ECC memory block and using this data as the input to the ECC algorithm. To be specific, write data to an ECC memory block means writing  $D[n][31 : 0]$  ( $n = 0, 1, \dots, 7$ ) to the "starting address of this ECC memory block +  $4 \times n$ " successively:

- write  $D[0]$  to "starting address"
- write  $D[1]$  to "starting address + 4"
- ...
- write  $D[7]$  to "starting address + 28"

**Note:**

When the key size of 192 bits is used, you need to append 0 before 192 bits of data and write 256 bits of data.

### 18.3.2.4 Read Data

Read data means reading data from the starting address of an ECC memory block and using this data as the output from the ECC algorithm. To be specific, read data from an ECC memory block means reading  $D[n][31 : 0]$  ( $n = 0, 1, \dots, 7$ ) from the “starting address of this ECC memory block +  $4 \times n$ ” successively:

- read  $D[0]$  from “starting address”
- read  $D[1]$  from “starting address + 4”
- ...
- read  $D[7]$  from “starting address + 28”

**Note:**

When the key size of 192 bits is used, only read the low 192 bits (6 blocks) of data.

### 18.3.2.5 Standard Calculation and Jacobian Calculation

ESP32-C6’s ECC performs Base Point Calculation (including Base Point Verification and Base Point Multiplication) using the affine coordinates and Jacobian Calculation (including Jacobian Point Verification and Jacobian Point Multiplication) using the Jacobian coordinates.

## 18.4 Function Description

### 18.4.1 Key Size

ESP32-C6’s ECC supports acceleration based on two key sizes (corresponding to two different elliptic curves). By configuring the `ECC_KEY_LENGTH` field, users can select the desired key size. For details, see Table 18-2 below.

**Table 18-2. ECC Accelerator Key Size Selection**

<code>ECC_KEY_LENGTH</code>	Elliptic Curves*
1'b0	FIPS P-192
1'b1	FIPS P-256

\* See definition of FIPS P-192 and P-256 in [FIPS 186-3](#).

### 18.4.2 Working Modes

ESP32-C6’s ECC accelerator supports six working modes based on two elliptic curves described in the above section. By configuring the `ECC_WORK_MODE` field, users can choose the desired working mode. For details, see Table 18-3.

Table 18-3. ECC Accelerator's Working Modes

ECC_WORK_MODE	Working Modes	ECC_WORK_MODE	Working Modes
3'd0	Point Multi	3'd4	Jacobian Point Multi
3'd1	<b>Reserved</b>	3'd5	<b>Reserved</b>
3'd2	Point Verif	3'd6	Jacobian Point Verif
3'd3	Point Verif + Multi	3'd7	Point Verif + Jacobian Point Multi

Detailed descriptions about different working modes are provided in the following sections.

#### 18.4.2.1 Base Point Multiplication (Point Multi Mode)

Base Point Multiplication can be represented as:

$$(Q_x, Q_y) = k \cdot (P_x, P_y)$$

where,

- Input:  $P_x$ ,  $P_y$ , and  $k$  are stored in `ECC_Mem_Px`, `ECC_Mem_Py`, and `ECC_Mem_k` respectively.
- Output:  $Q_x$  and  $Q_y$  are stored in `ECC_Mem_Px` and `ECC_Mem_Py` respectively.

#### 18.4.2.2 Base Point Verification (Point Verif Mode)

Base Point Verification can be used to verify if a point  $(P_x, P_y)$  is on a selected elliptic curve.

- Input:  $P_x$  and  $P_y$  are stored in `ECC_Mem_Px` and `ECC_Mem_Py` respectively.
- Output: the verification result is stored in the `ECC_VERIFICATION_RESULT` field.

#### 18.4.2.3 Base Point Verification + Base Point Multiplication (Point Verif + Multi Mode)

In this working mode, ECC first verifies if Point  $(P_x, P_y)$  is on the selected elliptic curve. If so, the following multiplication is performed:

$$(Q_x, Q_y) = k \cdot (P_x, P_y)$$

where,

- Input:  $P_x$ ,  $P_y$ , and  $k$  are stored in `ECC_Mem_Px`, `ECC_Mem_Py`, and `ECC_Mem_k` respectively.
- Output:
  - the verification result is stored in the `ECC_VERIFICATION_RESULT` field.
  - $Q_x$  and  $Q_y$  are stored in `ECC_Mem_Px` and `ECC_Mem_Py` respectively.

#### 18.4.2.4 Jacobian Point Multiplication (Jacobian Point Multi Mode)

Jacobian Point Multiplication can be represented as:

$$(Q_x, Q_y, Q_z) = k \cdot (P_x, P_y, 1)$$

where,

- $(Q_x, Q_y, Q_z)$  is a Jacobian point on the selected elliptic curve.

- 1 in the point's Jacobian coordinates is auto completed by hardware.
- Input:  $P_x$ ,  $P_y$ , and  $k$  are stored in `ECC_Mem_Px`, `ECC_Mem_Py`, and `ECC_Mem_k` respectively.
- Output:  $Q_x$ ,  $Q_y$ , and  $Q_z$  are stored in `ECC_Mem_Px`, `ECC_Mem_Py`, and `ECC_Mem_k` respectively.

#### 18.4.2.5 Jacobian Point Verification (Jacobian Point Verif Mode)

Jacobian Point Verification can be used to verify if a point  $(Q_x, Q_y, Q_z)$  is on a selected elliptic curve.

- $(Q_x, Q_y, Q_z)$  is the point in Jacobian Coordinates.
- Input:  $Q_x$ ,  $Q_y$ , and  $Q_z$  are stored in `ECC_Mem_Px`, `ECC_Mem_Py`, and `ECC_Mem_k` respectively.
- Output: the verification result is stored in the `ECC_VERIFICATION_RESULT` field.

#### 18.4.2.6 Base Point Verification + Jacobian Point Multiplication (Point Verif + Jacobian Point Multi Mode)

In this working mode, ECC first verifies if Point  $(P_x, P_y)$  is on the selected elliptic curve. If so, the following multiplication is performed:

$$(Q_x, Q_y, Q_z) = k \cdot (P_x, P_y, 1)$$

where,

- $(Q_x, Q_y, Q_z)$  is a Jacobian point on the selected elliptic curve.
- 1 in the point's Jacobian coordinates is auto completed by hardware.
- Input:  $P_x$ ,  $P_y$ , and  $k$  are stored in `ECC_Mem_Px`, `ECC_Mem_Py`, and `ECC_Mem_k`.
- Output:
  - the verification result is stored in the `ECC_VERIFICATION_RESULT` field.
  - $Q_x$ ,  $Q_y$ , and  $Q_z$  are stored in `ECC_Mem_Px`, `ECC_Mem_Py`, and `ECC_Mem_k`.

## 18.5 Clocks and Resets

ESP32-C6's ECC only has one clock module (`crypto_ecc_clk`) and one reset module (`crypto_ecc_rst`). Users should enable the ECC clock and disable the ECC reset before starting the ECC accelerator. For details on how to configure the ECC clock and reset, please refer to Chapter 7 [Reset and Clock](#).

## 18.6 Interrupts

ESP32-C6's ECC accelerator can generate one interrupt signal `ECC_INTR` and send it to [Interrupt Matrix](#).

### Note:

Each interrupt signal is generated by any of its interrupt sources, i.e., any of its interrupt sources triggered can generate the interrupt signal.

`ECC_INTR` has only one interrupt source, i.e., `ECC_CALC_DONE_INT`, which is triggered on the completion of an ECC calculation. This `ECC_CALC_DONE_INT` interrupt source is configured by the following registers:

- [ECC\\_CALC\\_DONE\\_INT\\_RAW](#): stores the raw interrupt status of ECC\_CALC\_DONE\_INT.
- [ECC\\_CALC\\_DONE\\_INT\\_ST](#): indicates the status of the ECC\_CALC\_DONE\_INT interrupt. This field is generated by enabling/disabling the [ECC\\_CALC\\_DONE\\_INT\\_RAW](#) field via [ECC\\_CALC\\_DONE\\_INT\\_ENA](#).
- [ECC\\_CALC\\_DONE\\_INT\\_ENA](#): enables/disables the ECC\_CALC\_DONE\_INT interrupt.
- [ECC\\_CALC\\_DONE\\_INT\\_CLR](#): set this bit to clear the ECC\_CALC\_DONE\_INT interrupt status. By setting this bit to 1, fields [ECC\\_CALC\\_DONE\\_INT\\_RAW](#) and [ECC\\_CALC\\_DONE\\_INT\\_ST](#) will be cleared.

## 18.7 Programming Procedures

The programming procedure for configuring ECC is described below:

1. Configure the ECC clock and reset.
2. Choose the key size and working mode as described in Section [18.4](#).
3. Enable the ECC\_CALC\_DONE\_INT interrupt as described in Section [18.6](#).
4. Set the [ECC\\_START](#) field to start ECC calculation.
5. Wait for the ECC\_CALC\_DONE\_INT interrupt, which indicates the completion of the ECC calculation.
6. Check the result as described in Section [18.4](#).



## 18.8 Register Summary

The addresses in this section are relative to ECC Accelerator base address provided in Table 4-2 in Chapter 4 *System and Memory*.


The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Interrupt Registers</b>			
<a href="#">ECC_MULT_INT_RAW_REG</a>	ECC raw interrupt status register	0x000C	RO/WTC/SS
<a href="#">ECC_MULT_INT_ST_REG</a>	ECC masked interrupt status register	0x0010	RO
<a href="#">ECC_MULT_INT_ENA_REG</a>	ECC interrupt enable register	0x0014	R/W
<a href="#">ECC_MULT_INT_CLR_REG</a>	ECC interrupt clear register	0x0018	WT
<b>Configuration Register</b>			
<a href="#">ECC_MULT_CONF_REG</a>	ECC configuration register	0x001C	varies
<b>Version Register</b>			
<a href="#">ECC_MULT_DATE_REG</a>	Version control register	0x00FC	R/W

## 18.9 Registers


The addresses in this section are relative to ECC Accelerator base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 18.1. ECC\_MULT\_INT\_RAW\_REG (0x000C)**




**ECC\_CALC\_DONE\_INT\_RAW** The raw interrupt status of the [ECC\\_CALC\\_DONE\\_INT](#) interrupt. (R/SS/WTC)

**Register 18.2. ECC\_MULT\_INT\_ST\_REG (0x0010)**




**ECC\_CALC\_DONE\_INT\_ST** The masked interrupt status of the [ECC\\_CALC\\_DONE\\_INT](#) interrupt. (RO)

**Register 18.3. ECC\_MULT\_INT\_ENA\_REG (0x0014)**




**ECC\_CALC\_DONE\_INT\_ENA** Write 1 to enable the [ECC\\_CALC\\_DONE\\_INT](#) interrupt. (R/W)

**Register 18.4. ECC\_MULT\_INT\_CLR\_REG (0x0018)**



**ECC\_CALC\_DONE\_INT\_CLR** Write 1 to clear the [ECC\\_CALC\\_DONE\\_INT](#) interrupt. (WT)

**Register 18.5. ECC\_MULT\_CONF\_REG (0x001C)**



**ECC\_START** Configures whether to start calculation of ECC Accelerator. This bit will be self-cleared after the calculation is done.

- 0: No effect
  - 1: Start calculation of ECC Accelerator
- (R/W/SC)

**ECC\_RESET** Configures whether to reset ECC Accelerator.

- 0: No effect
  - 1: Reset
- (WT)

**ECC\_KEY\_LENGTH** Configures the key length mode bit of ECC Accelerator.

- 0: P-192
  - 1: P-256
- (R/W)

**ECC\_SECURITY\_MODE** Reserved. (R/W)

**ECC\_CLK\_EN** Configures whether to force on register clock gate.

- 0: No effect
  - 1: Force on
- (R/W)

**ECC\_WORK\_MODE** Configures the work mode of ECC Accelerator.

- 0: Point Multi mode
  - 1: Reserved
  - 2: Point Verif mode
  - 3: Point Verif + Multi mode
  - 4: Jacobian Point Multi mode
  - 5: Reserved
  - 6: Jacobian Point Verif mode
  - 7: Point Verif + Jacobian Point Multi mode
- (R/W)

**ECC\_VERIFICATION\_RESULT** Represents the verification result of ECC Accelerator, valid only when calculation is done. (R/SS)

Continued on the next page...

**Register 18.5. ECC\_MULT\_CONF\_REG (0x001C)**

Continued from the previous page...

**ECC\_MEM\_CLOCK\_GATE\_FORCE\_ON** Configures whether to force on ECC memory clock gate.

0: No effect

1: Force on

(R/W)

**Register 18.6. ECC\_MULT\_DATE\_REG (0x00FC)**

<i>(reserved)</i>				<i>ECC_DATE</i>																
31	28	27																	0	
0	0	0	0	0x2201240																Reset

**ECC\_DATE** Version control register. (R/W)

## 19 HMAC Accelerator (HMAC)

The Hash-based Message Authentication Code (HMAC) module computes Message Authentication Codes (MACs) using Hash algorithm SHA-256 and keys as described in RFC 2104. The 256-bit HMAC key is stored in an eFuse key block and can be set as read-protected, i. e., the key is not accessible from outside the HMAC accelerator.

### 19.1 Main Features

- Standard HMAC-SHA-256 algorithm
- Hash result only accessible by configurable hardware peripheral (in downstream mode)
- Compatibility with challenge-response authentication algorithm
- Required keys for the Digital Signature (DS) peripheral (in downstream mode)
- Re-enabled soft-disabled JTAG (in downstream mode)

### 19.2 Functional Description

The HMAC module operates in two modes: upstream mode and downstream mode. In upstream mode, users provide the HMAC message and read back the calculation result. In downstream mode, the HMAC module is used as a Key Derivation Function (KDF) for other internal hardware. For instance, the JTAG can be temporarily disabled by burning odd number bits of EFUSE\_SOFT\_DIS\_JTAG in eFuse. In this case, users can temporarily re-enable JTAG using the HMAC module in downstream mode.

After the reset signal being released, the HMAC module will check whether the DS key exists in the eFuse. If the key exists, the HMAC module will enter downstream digital signature mode and finish the DS key calculation automatically.

#### 19.2.1 Upstream Mode

Common use cases for the upstream mode are challenge-response protocols supporting HMAC-SHA-256. Assume the two entities in the challenge-response protocol are A and B respectively, and the data message they expect to exchange is M. The general authentication process of this protocol is as follows:

- A calculates a unique random number M.
- A sends M to B.
- B calculates the HMAC (through M and KEY) and sends the result to A.
- A calculates the HMAC (through M and KEY) internally.
- A compares the two results. If the results are the same, then the identity of B is authenticated.

To calculate the HMAC value, users should perform the following steps:

1. Initialize the HMAC module, and enter upstream mode.
2. Write the correctly padded message to the HMAC, one block at a time.
3. Read back the result from HMAC.

For details of this process, please see Section [19.2.5](#).

**PRELIMINARY**

## 19.2.2 Downstream JTAG Enable Mode

JTAG debugging can be disabled in a way which allows later re-enabling using the HMAC module. The HMAC module will expect the user to supply the HMAC result for one of the eFuse keys. The HMAC module will check whether the supplied HMAC matches the one calculated from the chosen key. If both HMACs are the same, JTAG will be enabled until the user calls the HMAC module to clear the results and consequently disable JTAG again.

There are two parameters in eFuse memory to disable JTAG: `EFUSE_DIS_PAD_JTAG` and `EFUSE_SOFT_DIS_JTAG`. Write 1 to `EFUSE_DIS_PAD_JTAG` to disable JTAG permanently, and write odd numbers of 1 to `EFUSE_SOFT_DIS_JTAG` to disable JTAG temporarily. For more details, please see Chapter 5 *eFuse Controller*. After bit `EFUSE_SOFT_DIS_JTAG` is set, the key to re-enable JTAG can be calculated in HMAC module's downstream mode. JTAG is re-enabled when the result configured by the user is the same as the HMAC result.

To re-enable JTAG, users should perform the following steps:

1. Enable the HMAC module by initializing clock and reset signals of HMAC, and enter downstream JTAG enable mode by configuring `HMAC_SET_PARA_PURPOSE_REG`. Then, wait for the calculation to complete. Please see Section 19.2.5 for more details.
2. Write 1 to the `HMAC_SOFT_JTAG_CTRL_REG` register to enter JTAG re-enable compare mode.
3. Write the 256-bit HMAC value to register `HMAC_WR_JTAG_REG`. This value is obtained by performing a local HMAC calculation from the 32-byte 0x00 using SHA-256 and the generated key. It needs to be written by 8 times and 32-bit each time in big-endian word order.
4. If the HMAC result matches the value that users calculated locally, then JTAG is re-enabled. Otherwise, JTAG remains disabled.
5. After writing 1 to `HMAC_SET_INVALIDATE_JTAG_REG` or resetting the chip, JTAG will be disabled. If users want to re-enable JTAG again, please repeat the above steps again.

## 19.2.3 Downstream Digital Signature Mode

The Digital Signature (DS) module encrypts its parameters using the AES-CBC algorithm. The HMAC module is used as a Key Derivation Function (KDF) to derive the AES key to decrypt these parameters (parameter decryption key). The key used for the HMAC as KDF is stored in one of the eFuse key blocks.

Before starting the DS module, users need to obtain the parameter decryption key for the DS module through HMAC calculation. For more information, please see Chapter 22 *Digital Signature (DS)*. After the chip is powered on, the HMAC module will check whether the key required to calculate the parameter decryption key has been burned in the eFuse block. If the key has been burned, HMAC module will automatically enter the downstream digital signature mode and complete the HMAC calculation based on the chosen key.

## 19.2.4 HMAC eFuse Configuration

Each HMAC key burned into an eFuse block has a key purpose, specifying for which functionality the key can be used. The HMAC module will not accept a key with a non-matching purpose for any functionality. The HMAC module provides three different functionalities: re-enabling JTAG, DS KDF in downstream mode, and pure HMAC calculation in upstream mode. For each functionality, there exists a corresponding key purpose, listed in Table

19-1. Additionally, another purpose specifies a key which may be used for re-enabling JTAG as well as for serving as DS KDF.

Before enabling HMAC to do calculations, user should make sure the key to be used has been burned in eFuse by reading the registers EFUSE\_KEY\_PURPOSE\_x (We totally have 6 keys in eFuse, so the value of x is 0 ~ 5) from [5 eFuse Controller](#). Take upstream mode as example, if there is no EFUSE\_KEY\_PURPOSE\_HMAC\_UP in EFUSE\_KEY\_PURPOSE\_0 ~ 5, it means there is no upstream used key in eFuse. Users can burn key to eFuse as follows:

1. Prepare a secret 256-bit HMAC key and burn the key to an empty eFuse block  $y$ . As there are 6 blocks for storing a key in eFuse and the numbers of those blocks range from 4 to 9, the value of  $y$  is 4 ~ 9. Hence, when talking about key0, it means eFuse block4. Then, program the purpose to EFUSE\_KEY\_PURPOSE\_ $(y - 4)$ . Take upstream mode as an example: after programming the key, the user should program EFUSE\_KEY\_PURPOSE\_HMAC\_UP (corresponding value is 6) to EFUSE\_KEY\_PURPOSE\_ $(y - 4)$ . Please see Chapter [5 eFuse Controller](#) on how to program eFuse keys.
2. Configure this eFuse key block to be read protected, so that users cannot read its value. A copy of this key should be kept by any party who needs to verify this device.

Please note that the key whose purpose is EFUSE\_KEY\_PURPOSE\_HMAC\_DOWN\_ALL can be used for both re-enabling JTAG or DS.

**Table 19-1. HMAC Purposes and Configuration Value**

Purpose	Mode	Value	Description
JTAG Re-enable	Downstream	6	EFUSE_KEY_PURPOSE_HMAC_DOWN_JTAG
DS KDF	Downstream	7	EFUSE_KEY_PURPOSE_HMAC_DOWN_DIGITAL_SIGNATURE
HMAC Calculation	Upstream	8	EFUSE_KEY_PURPOSE_HMAC_UP
Both JTAG Re-enable and DS KDF	Downstream	5	EFUSE_KEY_PURPOSE_HMAC_DOWN_ALL

### Configure HMAC Purposes

The correct purpose has to be written to register [HMAC\\_SET\\_PARA\\_PURPOSE\\_REG](#) (see Section [19.2.5](#)). If there is no valid value in eFuse purpose section, HMAC will terminate calculation.

### Select eFuse Key Blocks

The eFuse controller provides six key blocks, i.e., KEY0 ~ 5. To select a particular KEY $n$  for an HMAC calculation, write the key number  $n$  to register [HMAC\\_SET\\_PARA\\_KEY\\_REG](#).

Note that the purpose of the key has also been programmed to eFuse memory. Only when the configured HMAC purpose matches the defined purpose of KEY $n$ , the HMAC module will execute the configured calculation. Otherwise, it will return a matching error and stop the current calculation. For example, suppose a user selects KEY3 for HMAC calculation, and the value programmed to KEY\_PURPOSE\_3 is 6 (EFUSE\_KEY\_PURPOSE\_HMAC\_DOWN\_JTAG). Based on Table [19-1](#), KEY3 can be used to re-enable JTAG. If the value written to register [HMAC\\_SET\\_PARA\\_PURPOSE\\_REG](#) is also 6, then the HMAC module will start the process to re-enable JTAG.

## 19.2.5 HMAC Process (Detailed)

The process for users to call HMAC in ESP32-C6 is as follows:



1. Enable HMAC module:
  - (a) Set the peripheral clock bits for HMAC and SHA peripherals in register SYSTEM\_PERIP\_CLK\_EN1\_REG, and clear the corresponding peripheral reset bits in register SYSTEM\_PERIP\_RST\_EN1\_REG. For information on those registers, please see Chapter 4 *System and Memory*.
  - (b) Write 1 to register [HMAC\\_SET\\_START\\_REG](#).
2. Configure HMAC keys and key purposes:
  - (a) Write the key purpose  $m$  to register [HMAC\\_SET\\_PARA\\_PURPOSE\\_REG](#). The possible key purpose values are shown in Table 19-1. For more information, please refer to Section 19.2.4.
  - (b) Select KEY $n$  in eFuse memory as the key by writing  $n$  (ranges from 0 to 5) to register [HMAC\\_SET\\_PARA\\_KEY\\_REG](#). For more information, please refer to Section 19.2.4.
  - (c) Write 1 to register [HMAC\\_SET\\_PARA\\_FINISH\\_REG](#) to complete the configuration.
  - (d) Read register [HMAC\\_QUERY\\_ERROR\\_REG](#). If its value is 1, it means the purpose of the selected block does not match the configured key purpose and the calculation will not proceed. If its value is 0, it means the purpose of the selected block matches the configured key purpose, and then the calculation can proceed.
  - (e) When the value of [HMAC\\_SET\\_PARA\\_PURPOSE\\_REG](#) is not 8, it means the HMAC module is in downstream mode, proceed with step 3. When the value is 8, it means the HMAC module is in upstream mode, proceed with step 4.
3. Downstream mode:
  - (a) Poll Status register [HMAC\\_QUERY\\_BUSY\\_REG](#) until it reads 0.
  - (b) To clear the result and make further usage of the dependent hardware (JTAG or DS) impossible, write 1 to either register [HMAC\\_SET\\_INVALIDATE\\_JTAG\\_REG](#) to clear the result generated by the JTAG key; or to register [HMAC\\_SET\\_INVALIDATE\\_DS\\_REG](#) to clear the result generated by DS key. Afterwards, the HMAC Process needs to be restarted to re-enable any of the dependent peripherals.
4. Transmit message block Block $_n$  ( $n \geq 1$ ) in upstream mode:
  - (a) Poll Status register [HMAC\\_QUERY\\_BUSY\\_REG](#) until it reads 0.
  - (b) Write the 512-bit Block $_n$  to register HMAC\_WDATA0~15\_REG. Write 1 to register [HMAC\\_SET\\_MESSAGE\\_ONE\\_REG](#), to trigger the processing of this message block.
  - (c) Poll Status register [HMAC\\_QUERY\\_BUSY\\_REG](#) until it reads 0.
  - (d) Different message blocks will be generated, depending on whether the size of the to-be-processed message is a multiple of 512 bits.
    - If the bit length of the message is a multiple of 512 bits, there are three possible options:
      - i. If Block $_{n+1}$  exists, write 1 to register [HMAC\\_SET\\_MESSAGE\\_ING\\_REG](#) to make  $n = n + 1$ , and then jump to step 4.(b).
      - ii. If Block $_n$  is the last block of the message and users expects to apply SHA padding in hardware, write 1 to register [HMAC\\_SET\\_MESSAGE\\_END\\_REG](#), and then jump to step 6.

- iii. If Block<sub>n</sub> is the last block of the padded message and SHA padding has been applied by users, write 1 to register [HMAC\\_SET\\_MESSAGE\\_PAD\\_REG](#), and then jump to step 5.
  - If the bit length of the message is not a multiple of 512 bits, there are three possible options as follows. Note that in this case, the user is required to apply SHA padding to the message, after which the padded message length should be a multiple of 512 bits.
    - i. If there is only one message block in total which has included all padding bits, write 1 to register [HMAC\\_ONE\\_BLOCK\\_REG](#), and then jump to step 6.
    - ii. If Block<sub>n</sub> is the second last padded block, write 1 to register [HMAC\\_SET\\_MESSAGE\\_PAD\\_REG](#), and then jump to step 5.
    - iii. If Block<sub>n</sub> is neither the last nor the second last message block, write 1 to register [HMAC\\_SET\\_MESSAGE\\_ING\\_REG](#) and define  $n = n + 1$ , and then jump to step 4.(b).
5. Apply SHA padding to message:
- (a) Users apply SHA padding to the last message block as described in Section 19.3.1, write this block to register [HMAC\\_WDATA0~15\\_REG](#), and then write 1 to register [HMAC\\_SET\\_MESSAGE\\_ONE\\_REG](#). Then the HMAC module will process this message block.
  - (b) Jump to step 6.
6. Read hash result in upstream mode:
- (a) Poll Status register [HMAC\\_QUERY\\_BUSY\\_REG](#) until it reads 0.
  - (b) Read hash result from register [HMAC\\_RDATA0~7\\_REG](#).
  - (c) Write 1 to register [HMAC\\_SET\\_RESULT\\_FINISH\\_REG](#) to finish calculation. The result will be cleared at the same time.
  - (d) Upstream mode operation is completed.

**Note:**

The SHA accelerator can be called directly, or used internally by the DS module and the HMAC module. However, they can not share the hardware resources simultaneously. Therefore, the SHA module must not be called neither by the CPU nor by the DS module when the HMAC module is in use.

## 19.3 HMAC Algorithm Details

### 19.3.1 Padding Bits

The HMAC module uses SHA-256 as hash algorithm. If the input message is not a multiple of 512 bits, the user must apply a SHA-256 padding algorithm in software. The SHA-256 padding algorithm is the same as described in Section *Padding the Message* of [FIPS PUB 180-4](#). In downstream mode, users do not need to input any message or apply padding. The HMAC module uses a default 32-byte pattern of 0x00 for re-enabling JTAG and a 32-byte pattern of 0xff for deriving the AES key for the DS module.

As shown in Figure 19-1, suppose the length of the unpadded message is  $m$  bits. Padding steps are as follows:

1. Append one bit of value “1” to the end of the unpadded message.

2. Append  $k$  bits of value "0", where  $k$  is the smallest non-negative number which satisfies  $m + 1 + k \equiv 448 \pmod{512}$ .
3. Append a 64-bit integer value as a binary block. This block consists of the length of the unpadded message as a big-endian binary integer value  $m$ .




Figure 19-1. HMAC SHA-256 Padding Diagram

In upstream mode, if the length of the unpadded message is a multiple of 512 bits, users can configure hardware to apply SHA padding by writing 1 to `HMAC_SET_MESSGAE_END_REG` or do padding work themselves by writing 1 to `HMAC_SET_MESSAGE_PAD_REG`. If the length is not a multiple of 512 bits, SHA padding must be manually applied by the user. After the user prepared the padding data, they should complete the subsequent configuration according to the Section 19.2.5.

### 19.3.2 HMAC Algorithm Structure

The structure of the implemented algorithm in the HMAC module is shown in Figure 19-2. This is the standard HMAC algorithm as described in RFC 2104.




Figure 19-2. HMAC Structure Schematic Diagram

In Figure 19-2:

1. ipad is a 512-bit message block composed of 64 bytes of 0x36.
2. opad is a 512-bit message block composed of 64 bytes of 0x5c.

The HMAC module appends a 256-bit 0 sequence after the bit sequence of the 256-bit key K in order to get a 512-bit  $K_0$ . Then, the HMAC module XORs  $K_0$  with ipad to get the 512-bit S1. Afterwards, the HMAC module appends the input message (multiple of 512 bits) after the 512-bit S1, and exercises the SHA-256 algorithm to get the 256-bit H1.

The HMAC module appends the 256-bit SHA-256 hash result H1 to the 512-bit S2 value, which is calculated using the XOR operation of  $K_0$  and opad. A 768-bit sequence will be generated. Then, the HMAC module uses the SHA padding algorithm described in Section 19.3.1 to pad the 768-bit sequence to a 1024-bit sequence, and applies the SHA-256 algorithm to get the final hash result (256-bit).

## 19.4 Register Summary

The addresses in this section are relative to HMAC Accelerator base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).


Name	Description	Address	Access
<b>Control/Status Registers</b>			
HMAC_SET_START_REG	HMAC start control register	0x0040	WO
HMAC_SET_PARA_FINISH_REG	HMAC configuration completion register	0x004C	WO
HMAC_SET_MESSAGE_ONE_REG	HMAC message control register	0x0050	WO
HMAC_SET_MESSAGE_ING_REG	HMAC message continue register	0x0054	WO
HMAC_SET_MESSAGE_END_REG	HMAC message end register	0x0058	WO
HMAC_SET_RESULT_FINISH_REG	HMAC result reading finish register	0x005C	WO
HMAC_SET_INVALIDATE_JTAG_REG	Invalidate JTAG result register	0x0060	WO
HMAC_SET_INVALIDATE_DS_REG	Invalidate digital signature result register	0x0064	WO
HMAC_QUERY_ERROR_REG	Stores matching results between keys generated by users and corresponding purposes	0x0068	RO
HMAC_QUERY_BUSY_REG	Busy state of HMAC module	0x006C	RO
HMAC_SET_MESSAGE_PAD_REG	Software padding register	0x00F0	WO
HMAC_ONE_BLOCK_REG	One block message register	0x00F4	WO
<b>Configuration Registers</b>			
HMAC_SET_PARA_PURPOSE_REG	HMAC parameter configuration register	0x0044	WO
HMAC_SET_PARA_KEY_REG	HMAC parameters configuration register	0x0048	WO
HMAC_SOFT_JTAG_CTRL_REG	Re-enable JTAG register 0	0x00F8	WO
HMAC_WR_JTAG_REG	Re-enable JTAG register 1	0x00FC	WO
<b>HMAC Message Block</b>			
HMAC_WR_MESSAGE_0_REG	Message register 0	0x0080	WO
HMAC_WR_MESSAGE_1_REG	Message register 1	0x0084	WO
HMAC_WR_MESSAGE_2_REG	Message register 2	0x0088	WO
HMAC_WR_MESSAGE_3_REG	Message register 3	0x008C	WO
HMAC_WR_MESSAGE_4_REG	Message register 4	0x0090	WO
HMAC_WR_MESSAGE_5_REG	Message register 5	0x0094	WO
HMAC_WR_MESSAGE_6_REG	Message register 6	0x0098	WO
HMAC_WR_MESSAGE_7_REG	Message register 7	0x009C	WO
HMAC_WR_MESSAGE_8_REG	Message register 8	0x00A0	WO
HMAC_WR_MESSAGE_9_REG	Message register 9	0x00A4	WO
HMAC_WR_MESSAGE_10_REG	Message register 10	0x00A8	WO
HMAC_WR_MESSAGE_11_REG	Message register 11	0x00AC	WO
HMAC_WR_MESSAGE_12_REG	Message register 12	0x00B0	WO
HMAC_WR_MESSAGE_13_REG	Message register 13	0x00B4	WO
HMAC_WR_MESSAGE_14_REG	Message register 14	0x00B8	WO
HMAC_WR_MESSAGE_15_REG	Message register 15	0x00BC	WO
<b>HMAC Upstream Result</b>			
HMAC_RD_RESULT_0_REG	Hash result register 0	0x00C0	RO

Name	Description	Address	Access
<a href="#">HMAC_RD_RESULT_1_REG</a>	Hash result register 1	0x00C4	RO
<a href="#">HMAC_RD_RESULT_2_REG</a>	Hash result register 2	0x00C8	RO
<a href="#">HMAC_RD_RESULT_3_REG</a>	Hash result register 3	0x00CC	RO
<a href="#">HMAC_RD_RESULT_4_REG</a>	Hash result register 4	0x00D0	RO
<a href="#">HMAC_RD_RESULT_5_REG</a>	Hash result register 5	0x00D4	RO
<a href="#">HMAC_RD_RESULT_6_REG</a>	Hash result register 6	0x00D8	RO
<a href="#">HMAC_RD_RESULT_7_REG</a>	Hash result register 7	0x00DC	RO
<b>Version Register</b>			
<a href="#">HMAC_DATE_REG</a>	Version control register	0x00F8	R/W

## 19.5 Registers


The addresses in this section are relative to HMAC Accelerator base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 19.1. HMAC\_SET\_START\_REG (0x0040)**




**HMAC\_SET\_START** Configures whether or not to enable HMAC.  
 0: Disable HMAC  
 1: Enable HMAC  
 (WO)

**Register 19.2. HMAC\_SET\_PARA\_FINISH\_REG (0x004C)**




**HMAC\_SET\_PARA\_FINISH** Configures whether to finish HMAC configuration.  
 0: No effect  
 1: Finish configuration  
 (WO)

**Register 19.3. HMAC\_SET\_MESSAGE\_CALC\_BLOCK\_REG (0x0050)**



**HMAC\_SET\_MESSAGE\_CALC\_BLOCK** Calls SHA to calculate one message block. (WO)


**Register 19.4. HMAC\_SET\_MESSAGE\_ING\_REG (0x0054)**



**HMAC\_SET\_TEXT\_ING** Configures whether or not there are unprocessed message blocks.

- 0: No unprocessed message block
  - 1: There are still some message blocks to be processed.
- (WO)


**Register 19.5. HMAC\_SET\_MESSAGE\_END\_REG (0x0058)**



**HMAC\_SET\_TEXT\_END** Configures whether to start hardware padding.

- 0: No effect
  - 1: Start hardware padding
- (WO)

**Register 19.6. HMAC\_SET\_RESULT\_FINISH\_REG (0x005C)**




**HMAC\_SET\_RESULT\_END** Configures whether to exit upstream mode and clear calculation results.

- 0: Not exit
  - 1: Exit upstream mode and clear calculation results.
- (WO)



**Register 19.7. HMAC\_SET\_INVALIDATE\_JTAG\_REG (0x0060)**




**HMAC\_SET\_INVALIDATE\_JTAG** Configures whether or not to clear calculation results when re-enabling JTAG in downstream mode.

0: Not clear

1: Clear calculation results

(WO)

**Register 19.8. HMAC\_SET\_INVALIDATE\_DS\_REG (0x0064)**




**HMAC\_SET\_INVALIDATE\_DS** Configures whether or not to clear calculation results of the DS module in downstream mode.

0: Not clear

1: Clear calculation results

(WO)


**Register 19.9. HMAC\_QUERY\_ERROR\_REG (0x0068)**



**HMAC\_QUERY\_CHECK** Represents whether or not an HMAC key matches the purpose.

- 0: Match
  - 1: Error
- (RO)


**Register 19.10. HMAC\_QUERY\_BUSY\_REG (0x006C)**



**HMAC\_BUSY\_STATE** Represents whether or not HMAC is in a busy state. Before configuring HMAC, please make sure HMAC is in an IDLE state.


- 0: Idle
  - 1: HMAC is still working on the calculation
- (RO)

**Register 19.11. HMAC\_SET\_PARA\_PURPOSE\_REG (0x0044)**



**HMAC\_PURPOSE\_SET** Configures the HMAC purpose, refer to the Table 19-1. (WO)

**Register 19.12. HMAC\_SET\_PARA\_KEY\_REG (0x0048)**




**HMAC\_KEY\_SET** Configures HMAC key. There are six keys with index 0~5. Write the index of the selected key to this field. (WO)

**Register 19.13. HMAC\_WR\_MESSAGE\_n\_REG (n: 0-15) (0x0080+4\*n)**




**HMAC\_WDATA\_n** Represents the *n*th 32-bit of message. (WO)

**Register 19.14. HMAC\_RD\_RESULT\_n\_REG (n: 0-7) (0x00C0+4\*n)**



**HMAC\_RDATA\_n** Represents the *n*th 32-bit of hash result. (RO)


**Register 19.15. HMAC\_SET\_MESSAGE\_PAD\_REG (0x00F0)**



**HMAC\_SET\_TEXT\_PAD** Configures whether or not the padding is applied by software.


- 0: Not applied by software
  - 1: Applied by software
- (WO)

**Register 19.16. HMAC\_ONE\_BLOCK\_REG (0x00F4)**




**HMAC\_SET\_ONE\_BLOCK** Write 1 to indicate there is only one block which already contains padding bits and there is no need for padding. (WO)

**Register 19.17. HMAC\_SOFT\_JTAG\_CTRL\_REG (0x00F8)**




**HMAC\_SOFT\_JTAG\_CTRL** Configures whether or not to enable JTAG authentication mode.

- 0: Disable
  - 1: Enable
- (WO)

**Register 19.18. HMAC\_WR\_JTAG\_REG (0x00FC)**

**HMAC\_WR\_JTAG** Writes the comparing input used for re-enabling JTAG. (WO)

**Register 19.19. HMAC\_DATE\_REG (0x00F8)**

**HMAC\_DATE** Version control register. (R/W)

## 20 RSA Accelerator (RSA)

### 20.1 Introduction

The RSA accelerator provides hardware support for high-precision computation used in various RSA asymmetric cipher algorithms, significantly improving their run time and reducing their software complexity. Compared with RSA algorithms implemented solely in software, this hardware accelerator can speed up RSA algorithms significantly. The RSA accelerator also supports operands of different lengths, which provides more flexibility during the computation.

### 20.2 Features

The following functionality is supported:

- Large-number modular exponentiation with two optional acceleration options
- Large-number modular multiplication
- Large-number multiplication
- Operands of different lengths
- Interrupt on completion of computation

### 20.3 Functional Description

The RSA accelerator is activated by setting the [PCR\\_RSA\\_CLK\\_EN](#) bit and clearing the [PCR\\_RSA\\_RST\\_EN](#) bit in the [PCR\\_RSA\\_CONF\\_REG](#) register. Additionally, users also need to clear [PCR\\_DS\\_RST\\_EN](#) bit to reset [Digital Signature \(DS\)](#).

The RSA accelerator is only available after the [RSA-related memories](#) are initialized. The content of the [RSA\\_QUERY\\_CLEAN\\_REG](#) register is 0 during initialization and will become 1 after the initialization is done. Therefore, wait until [RSA\\_QUERY\\_CLEAN\\_REG](#) becomes 1 before using the RSA accelerator.

The [RSA\\_INT\\_ENA\\_REG](#) register is used to control the interrupt triggered on completion of computation. Write 1 or 0 to this field to enable or disable the interrupt. By default, the interrupt function of the RSA accelerator is enabled.

**Notice:**

ESP32-C6's [Digital Signature \(DS\)](#) module also calls the RSA accelerator when working. Therefore, users cannot access the RSA accelerator when the [Digital Signature \(DS\)](#) module is working.

#### 20.3.1 Large-number Modular Exponentiation

Large-number modular exponentiation performs  $Z = X^Y \bmod M$ . The computation is based on Montgomery multiplication. Therefore, aside from the  $X$ ,  $Y$ , and  $M$  arguments, two additional ones are needed —  $\bar{r}$  and  $M'$ , which need to be calculated in advance by software.

The RSA accelerator supports operands of length  $N = 32 \times x$ , where  $x \in \{1, 2, 3, \dots, 96\}$ . The bit lengths of arguments  $Z$ ,  $X$ ,  $Y$ ,  $M$ , and  $\bar{r}$  can be arbitrary  $N$ , but all numbers in a calculation must be of the same length.

The bit length of  $M'$  must be 32.

To represent the numbers used as operands, let us define a base- $b$  positional notation, as follows:

$$b = 2^{32}$$

Using this notation, each number is represented by a sequence of base- $b$  digits:

$$n = \frac{N}{32}$$

$$Z = (Z_{n-1}Z_{n-2} \cdots Z_0)_b$$

$$X = (X_{n-1}X_{n-2} \cdots X_0)_b$$

$$Y = (Y_{n-1}Y_{n-2} \cdots Y_0)_b$$

$$M = (M_{n-1}M_{n-2} \cdots M_0)_b$$

$$\bar{r} = (\bar{r}_{n-1}\bar{r}_{n-2} \cdots \bar{r}_0)_b$$

Each of the values in  $Z_{n-1} \cdots Z_0$ ,  $X_{n-1} \cdots X_0$ ,  $Y_{n-1} \cdots Y_0$ ,  $M_{n-1} \cdots M_0$ ,  $\bar{r}_{n-1} \cdots \bar{r}_0$  represents one base- $b$  digit (a 32-bit word).

$Z_{n-1}$ ,  $X_{n-1}$ ,  $Y_{n-1}$ ,  $M_{n-1}$  and  $\bar{r}_{n-1}$  are the most significant bits of  $Z$ ,  $X$ ,  $Y$ ,  $M$ , while  $Z_0$ ,  $X_0$ ,  $Y_0$ ,  $M_0$  and  $\bar{r}_0$  are the least significant bits.

If we define  $R = b^n$ , the additional argument  $\bar{r}$  can be calculated as  $\bar{r} = R^2 \bmod M$ .

Also, argument  $M'$  can be calculated using the formula below:

$$M' = -M^{-1} \bmod b$$

where,  $M^{-1}$  is the [modular multiplicative inverse](#) of  $M$ , and it can be calculated with the extended binary GCD algorithm.

Large-number modular exponentiation on the ESP32-C6 can be implemented as follows:

1. Write 1 or 0 to the [RSA\\_INT\\_ENA](#) field to enable or disable the interrupt function.
2. Configure relevant registers:
  - (a) Write  $(\frac{N}{32} - 1)$  to the [RSA\\_MODE\\_REG](#) register.
  - (b) Write  $M'$  to the [RSA\\_M\\_PRIME\\_REG](#) register.
  - (c) Configure registers related to the acceleration options, which are described later in Section 20.3.4.
3. Write  $X_i$ ,  $Y_i$ ,  $M_i$  and  $\bar{r}_i$  for  $i \in \{0, 1, \dots, n - 1\}$  to memory blocks [RSA\\_X\\_MEM](#), [RSA\\_Y\\_MEM](#), [RSA\\_M\\_MEM](#) and [RSA\\_Z\\_MEM](#). The capacity of each memory block is 96 words. Each word of each memory block can store one base- $b$  digit. The memory blocks use the little endian format for storage, i.e. the least significant digit of each number is in the lowest address.

Users need to write data to each memory block only according to the length of the number; data beyond this length is ignored.

4. Write 1 to the [RSA\\_SET\\_START\\_MODEXP](#) field of the [RSA\\_SET\\_START\\_MODEXP\\_REG](#) register to start computation.
5. Wait for the completion of computation, which happens when the content of [RSA\\_QUERY\\_IDLE](#) becomes 1 or the RSA interrupt occurs.

6. Read the result  $Z_i$  for  $i \in \{0, 1, \dots, n - 1\}$  from [RSA\\_Z\\_MEM](#).
7. Write 1 to [RSA\\_CLEAR\\_INTERRUPT](#) to clear the interrupt, if you have the interrupt enabled.

After the computation, the [RSA\\_MODE\\_REG](#) register, memory blocks [RSA\\_Y\\_MEM](#) and [RSA\\_M\\_MEM](#), as well as the [RSA\\_M\\_PRIME\\_REG](#) remain unchanged. However,  $X_i$  in [RSA\\_X\\_MEM](#) and  $\bar{r}_i$  in [RSA\\_Z\\_MEM](#) computation are overwritten, and only these overwritten memory blocks need to be re-initialized before starting another computation.

### 20.3.2 Large-number Modular Multiplication

Large-number modular multiplication performs  $Z = X \times Y \bmod M$ . This computation is based on Montgomery multiplication. Therefore, similar to the large-number modular exponentiation, two additional arguments are needed –  $\bar{r}$  and  $M'$ , which need to be calculated in advance by software.

The RSA accelerator supports large-number modular multiplication with operands of 96 different lengths.

The computation can be executed as follows:

1. Write 1 or 0 to the [RSA\\_INT\\_ENA\\_REG](#) register to enable or disable the interrupt function.
2. Configure relevant registers:
  - (a) Write  $(\frac{N}{32} - 1)$  to the [RSA\\_MODE\\_REG](#) register.
  - (b) Write  $M'$  to the [RSA\\_M\\_PRIME\\_REG](#) register.
3. Write  $X_i$ ,  $Y_i$ ,  $M_i$ , and  $\bar{r}_i$  for  $i \in \{0, 1, \dots, n - 1\}$  to memory blocks [RSA\\_X\\_MEM](#), [RSA\\_Y\\_MEM](#), [RSA\\_M\\_MEM](#), and [RSA\\_Z\\_MEM](#), respectively. The capacity of each memory block is 96 words. Each word of each memory block can store one base- $b$  digit. The memory blocks use the little endian format for storage, i.e., the least significant digit of each number is in the lowest address.
 

Users need to write data to each memory block only according to the length of the number; data beyond this length are ignored.
4. Write 1 to the [RSA\\_SET\\_START\\_MODMULT](#) field.
5. Wait for the completion of computation, which happens when the content of [RSA\\_QUERY\\_IDLE](#) becomes 1 or the RSA interrupt occurs.
6. Read the result  $Z_i$  for  $i \in \{0, 1, \dots, n - 1\}$  from [RSA\\_Z\\_MEM](#).
7. Write 1 to [RSA\\_CLEAR\\_INTERRUPT](#) to clear the interrupt, if you have the interrupt enabled.

After the computation, the length of operands in [RSA\\_MODE\\_REG](#), the  $X_i$  in memory [RSA\\_X\\_MEM](#), the  $Y_i$  in memory [RSA\\_Y\\_MEM](#), the  $M_i$  in memory [RSA\\_M\\_MEM](#), and the  $M'$  in memory [RSA\\_M\\_PRIME\\_REG](#) remain unchanged. However, the  $\bar{r}_i$  in memory [RSA\\_Z\\_MEM](#) has already been overwritten, and only this overwritten memory block needs to be re-initialized before starting another computation.

### 20.3.3 Large-number Multiplication

Large-number multiplication performs  $Z = X \times Y$ . The length of result  $Z$  is twice that of operand  $X$  and operand  $Y$ . Therefore, the RSA accelerator only supports large-number multiplication with operand length  $N = 32 \times x$ , where  $x \in \{1, 2, 3, \dots, 48\}$ . The length  $\hat{N}$  of result  $Z$  is  $2 \times N$ .

The computation can be executed as follows:



1. Write 1 or 0 to the [RSA\\_INT\\_ENA\\_REG](#) register to enable or disable the interrupt function.
2. Write  $(\frac{\hat{N}}{32} - 1)$ , i.e.  $(\frac{N}{16} - 1)$  to the [RSA\\_MODE\\_REG](#) register.
3. Write  $X_i$  and  $Y_i$  for  $i \in \{0, 1, \dots, n - 1\}$  to memory blocks [RSA\\_X\\_MEM](#) and [RSA\\_Z\\_MEM](#). Each word of each memory block can store one base- $b$  digit. The memory blocks use the little endian format for storage, i.e. the least significant digit of each number is in the lowest address.  $n$  is  $\frac{N}{32}$ .

Write  $X_i$  for  $i \in \{0, 1, \dots, n - 1\}$  to the address of the  $i$  words of the [RSA\\_X\\_MEM](#) memory block. Note that  $Y_i$  for  $i \in \{0, 1, \dots, n - 1\}$  will not be written to the address of the  $i$  words of the [RSA\\_Z\\_MEM](#) register, but the address of the  $n + i$  words, i.e. the base address of the [RSA\\_Z\\_MEM](#) memory plus the address offset  $4 \times (n + i)$ .

Users need to write data to each memory block only according to the length of the number; data beyond this length is ignored.

4. Write 1 to the [RSA\\_SET\\_START\\_MULT](#) register.
5. Wait for the completion of computation, which happens when the content of [RSA\\_QUERY\\_IDLE](#) becomes 1 or the RSA interrupt occurs.
6. Read the result  $Z_i$  for  $i \in \{0, 1, \dots, \hat{n} - 1\}$  from the [RSA\\_Z\\_MEM](#) register.  $\hat{n}$  is  $2 \times n$ .
7. Write 1 to [RSA\\_CLEAR\\_INTERRUPT](#) to clear the interrupt, if you have the interrupt enabled.

After the computation, the length of operands in [RSA\\_MODE\\_REG](#) and the  $X_i$  in memory [RSA\\_X\\_MEM](#) remain unchanged. However, the  $Y_i$  in memory [RSA\\_Z\\_MEM](#) has already been overwritten, and only this overwritten memory block needs to be re-initialized before starting another computation.

### 20.3.4 Options for Additional Acceleration

The ESP32-C6 RSA accelerator also provides [SEARCH](#) and [CONSTANT\\_TIME](#) options that can be configured to further accelerate the large-number modular exponentiation. By default, both options are configured as no additional acceleration.

Users can choose to use one or two of these options to further accelerate the computation. Note that, even when none of these two options is configured, using the hardware RSA accelerator is still much faster than implementing the RSA algorithm in software.

To be more specific, when neither of these two options are configured for additional acceleration, the time required to calculate  $Z = X^Y \bmod M$  is solely determined by the lengths of operands. When either or both of these two options are configured for additional acceleration, the time required is also correlated with the 0/1 distribution of  $Y$ .

To better illustrate how these two options work, first assume  $Y$  is represented in binaries as

$$Y = (\tilde{Y}_{N-1}\tilde{Y}_{N-2}\cdots\tilde{Y}_{t+1}\tilde{Y}_t\tilde{Y}_{t-1}\cdots\tilde{Y}_0)_2$$

where,

- $N$  is the length of  $Y$ ,
- $\tilde{Y}_t$  is 1,

- $\tilde{Y}_{N-1}, \tilde{Y}_{N-2}, \dots, \tilde{Y}_{t+1}$  are all equal to 0,
- and  $\tilde{Y}_{t-1}, \tilde{Y}_{t-2}, \dots, \tilde{Y}_0$  are either 0 or 1 but exactly  $m$  bits should be equal to 0 and  $t-m$  bits 1, i.e. the Hamming weight of  $\tilde{Y}_{t-1}\tilde{Y}_{t-2}, \dots, \tilde{Y}_0$  is  $t - m$ .

When either of these two options is configured for additional acceleration:

- SEARCH Option (Configuring [RSA\\_SEARCH\\_ENABLE](#) to 1 for additional acceleration)
  - The accelerator ignores the bit positions of  $\tilde{Y}_i$ , where  $i > \alpha$ . Search position  $\alpha$  is set by configuring the [RSA\\_SEARCH\\_POS\\_REG](#) register. Set  $\alpha$  to a number smaller than  $N-1$ , which otherwise leads to the same result as if this option is not used for additional acceleration. The best acceleration performance can be achieved by setting  $\alpha$  to  $t$ , in which case all the  $\tilde{Y}_{N-1}, \tilde{Y}_{N-2}, \dots, \tilde{Y}_{t+1}$  of 0s are ignored during the calculation. Note that if you set  $\alpha$  to be less than  $t$ , then the result of the modular exponentiation  $Z = X^Y \bmod M$  will be incorrect.
  - Note that this option compromises the security because it ignores some bits, which essentially shortens the key length, thus should not be enabled for applications with high security requirement.
- CONSTANT\_TIME Option (Configuring [RSA\\_CONSTANT\\_TIME\\_REG](#) to 0 for additional acceleration)
  - The accelerator speeds up the calculation by simplifying the calculation concerning the 0 bits of  $Y$ . Therefore, the higher the proportion of bits 0 against bits 1, the better is the acceleration performance.
  - Note that this option also compromises the security because its time cost correlates with the 0/1 distribution of the key, which can be used in a Side Channel Attack (SCA), thus should not be enabled for applications with high security requirement.

Below is an example to demonstrate the performance of the RSA accelerator under different combinations of [SEARCH](#) and [CONSTANT\\_TIME](#) configuration. Here we perform  $Z = X^Y \bmod M$  with  $N = 3072$  and  $Y = 65537$ . Table 20-1 below demonstrates the time costs under different combinations of [SEARCH](#) and [CONSTANT\\_TIME](#) configuration. Here, we should also mention that,  $\alpha$  is set to 16 when the SEARCH option is enabled.

**Table 20-1. Acceleration Performance**

SEARCH Option	CONSTANT_TIME Option	Time Cost (ms)
No acceleration	No acceleration	752.81
Accelerated	No acceleration	4.52
No acceleration	Acceleration	2.41
Acceleration	Acceleration	2.33

It is obvious that:

- The time cost is biggest when none of these two options is configured for additional acceleration.
- The time cost is smallest when both of these two options are configured for additional acceleration.
- The time cost can be dramatically reduced when either or both option(s) are configured for additional acceleration.

## 20.4 Memory Summary

The addresses in this section are relative to the RSA accelerator base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

**Table 20-2. RSA Accelerator Memory Blocks**

Name	Description	Size (byte)	Starting Address	Ending Address	Access
<a href="#">RSA_M_MEM</a>	Memory M	384	0x0000	0x017F	R/W
<a href="#">RSA_Z_MEM</a>	Memory Z	384	0x0200	0x037F	R/W
<a href="#">RSA_Y_MEM</a>	Memory Y	384	0x0400	0x057F	R/W
<a href="#">RSA_X_MEM</a>	Memory X	384	0x0600	0x077F	R/W

## 20.5 Register Summary

The addresses in this section are relative to the RSA accelerator base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Control / Configuration Registers</b>			
<a href="#">RSA_M_PRIME_REG</a>	Represents M'	0x0800	R/W
<a href="#">RSA_MODE_REG</a>	Configures RSA length	0x0804	R/W
<a href="#">RSA_SET_START_MODEXP_REG</a>	Starts modular exponentiation	0x080C	WT
<a href="#">RSA_SET_START_MODMULT_REG</a>	Starts modular multiplication	0x0810	WT
<a href="#">RSA_SET_START_MULT_REG</a>	Starts multiplication	0x0814	WT
<a href="#">RSA_QUERY_IDLE_REG</a>	Represents the RSA status	0x0818	RO
<a href="#">RSA_CONSTANT_TIME_REG</a>	Configures the constant_time option	0x0820	R/W
<a href="#">RSA_SEARCH_ENABLE_REG</a>	Configures the search option	0x0824	R/W
<a href="#">RSA_SEARCH_POS_REG</a>	Configures the search position	0x0828	R/W
<b>Status Register</b>			
<a href="#">RSA_QUERY_CLEAN_REG</a>	RSA initialization status	0x0808	RO
<b>Interrupt Registers</b>			
<a href="#">RSA_INT_CLR_REG</a>	Clears RSA interrupt	0x081C	WT
<a href="#">RSA_INT_ENA_REG</a>	Enables the RSA interrupt	0x082C	R/W
<b>Version Control Register</b>			
<a href="#">RSA_DATE_REG</a>	Version control register	0x0830	R/W

## 20.6 Registers

The addresses in this section are relative to the RSA accelerator base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 20.1. RSA\_M\_PRIME\_REG (0x0800)**

31	RSA_M_PRIME	0
0x000000		
Reset		

**RSA\_M\_PRIME** Represents  $M'$ . (R/W)

**Register 20.2. RSA\_MODE\_REG (0x0804)**

31	(reserved)	7	6	0
0 0				
0				
Reset				

**RSA\_MODE** Configures the RSA length. (R/W)

**Register 20.3. RSA\_SET\_START\_MODEXP\_REG (0x080C)**

31	(reserved)	1	0
0 0			
0			
Reset			


**RSA\_SET\_START\_MODEXP** Configures whether or not to starts the modular exponentiation.

0: No effect

1: Start

(WT)

**Register 20.4. RSA\_SET\_START\_MODMULT\_REG (0x0810)**




**RSA\_SET\_START\_MODMULT** Configures whether or not to start the modular multiplication.

0: No effect

1: Start

(WT)

**Register 20.5. RSA\_SET\_START\_MULT\_REG (0x0814)**




**RSA\_SET\_START\_MULT** Configures whether or not to start the multiplication.

0: No effect

1: Start

(WT)

**Register 20.6. RSA\_QUERY\_IDLE\_REG (0x0818)**




**RSA\_QUERY\_IDLE** Represents the RSA status.

0: Busy

1: Idle

(RO)


**Register 20.7. RSA\_CONSTANT\_TIME\_REG (0x0820)**



**RSA\_CONSTANT\_TIME** Configures the constant\_time option.

- 0: Acceleration
  - 1: No acceleration (default)
- (R/W)


**Register 20.8. RSA\_SEARCH\_ENABLE\_REG (0x0824)**



**RSA\_SEARCH\_ENABLE** Configures the search option.


- 0: No acceleration (default)
  - 1: Acceleration
- This option should be used together with [RSA\\_SEARCH\\_POS\\_REG](#). (R/W)

**Register 20.9. RSA\_SEARCH\_POS\_REG (0x0828)**



**RSA\_SEARCH\_POS** Configures the starting address to start search. This field should be used together with [RSA\\_SEARCH\\_ENABLE\\_REG](#). The field is only valid when [RSA\\_SEARCH\\_ENABLE](#) is high. (R/W)

**Register 20.10. RSA\_QUERY\_CLEAN\_REG (0x0808)**




**RSA\_QUERY\_CLEAN** Represents whether or not the RSA memory completes initialization.

0: Not complete

1: Completed


(RO)

**Register 20.11. RSA\_INT\_CLR\_REG (0x081C)**




**RSA\_CLEAR\_INTERRUPT** Write 1 to clear the RSA interrupt. (WT)

**Register 20.12. RSA\_INT\_ENA\_REG (0x082C)**



**RSA\_INT\_ENA** Write 1 to enable the RSA interrupt. (R/W)

**Register 20.13. RSA\_DATE\_REG (0x0830)**



**RSA\_DATE** Version control register. (R/W)

## 21 SHA Accelerator (SHA)

### 21.1 Introduction

ESP32-C6 integrates an SHA accelerator, which is a hardware device that speeds up the SHA algorithm significantly, compared to a SHA algorithm implemented solely in software. The SHA accelerator integrated in ESP32-C6 has two working modes, which are [Typical SHA](#) and [DMA-SHA](#).

### 21.2 Features

The following functionality is supported:

- The following hash algorithms introduced in [FIPS PUB 180-4 Spec.](#)
  - SHA-1
  - SHA-224
  - SHA-256
- Two working modes
  - Typical SHA
  - DMA-SHA
- Interleaved function when working in Typical SHA working mode
- Interrupt function when working in DMA-SHA working mode

### 21.3 Working Modes

The SHA accelerator integrated in ESP32-C6 has two working modes.

- [Typical SHA Working Mode](#): all the data is written and read via CPU directly.
- [DMA-SHA Working Mode](#): all the data is read via DMA. That is, users can configure the DMA controller to read all the data needed for hash operation, thus releasing CPU for completing other tasks.

The SHA accelerator is activated by setting the [PCR\\_SHA\\_CLK\\_EN](#) bit and clearing the [PCR\\_SHA\\_RST\\_EN](#) bit in the [PCR\\_SHA\\_CONF\\_REG](#) register. Additionally, users also need to clear [PCR\\_DS\\_RST\\_EN](#) and [PCR\\_HMAC\\_RST\\_EN](#) bits to reset [Digital Signature \(DS\)](#) and [HMAC Accelerator \(HMAC\)](#).

Users can start the SHA accelerator with different working modes by configuring registers [SHA\\_START\\_REG](#) and [SHA\\_DMA\\_START\\_REG](#). For details, please see [Table 21-1](#).

**Table 21-1. SHA Accelerator Working Mode**

Working Mode	Configuration Method
<a href="#">Typical SHA</a>	Set <a href="#">SHA_START_REG</a> to 1
<a href="#">DMA-SHA</a>	Set <a href="#">SHA_DMA_START_REG</a> to 1



Users can choose hash algorithms by configuring the [SHA\\_MODE\\_REG](#) register. For details, please see Table 21-2.

**Table 21-2. SHA Hash Algorithm Selection**

Hash Algorithm	SHA_MODE_REG Configuration
SHA-1	0
SHA-224	1
SHA-256	2

**Notice:**

ESP32-C6's [Digital Signature \(DS\)](#) and [HMAC Accelerator \(HMAC\)](#) modules also call the SHA accelerator. Therefore, users cannot access the SHA accelerator when these modules are working.

## 21.4 Function Description

The SHA accelerator generates the message digest via two steps: [Preprocessing](#) and [Hash operation](#).

### 21.4.1 Preprocessing

Preprocessing consists of three steps: [padding the message](#), [parsing the message into message blocks](#) and [setting the initial hash value](#).

#### 21.4.1.1 Padding the Message

The SHA accelerator can only process message blocks of 512 bits. Thus, all the messages should be padded to a multiple of 512 bits before the hash operation.

Suppose that the length of the message  $M$  is  $m$  bits. Then  $M$  shall be padded as introduced below:

1. First, append the bit "1" to the end of the message;
2. Second, append  $k$  bits of zeros, where  $k$  is the smallest, non-negative solution to the equation  $m + 1 + k \equiv 448 \pmod{512}$ ;
3. Last, append the 64-bit block of value equal to the number  $m$  expressed using a binary representation.

For more details, please refer to [FIPS PUB 180-4 Spec](#) > Section "Padding the Message".

#### 21.4.1.2 Parsing the Message

The message and its padding must be parsed into  $N$  512-bit blocks,  $M^{(1)}$ ,  $M^{(2)}$ , ...,  $M^{(N)}$ . Since the 512 bits of the input block may be expressed as sixteen 32-bit words, the first 32 bits of message block  $i$  are denoted  $M_0^{(i)}$ , the next 32 bits are  $M_1^{(i)}$ , and so on up to  $M_{15}^{(i)}$ .

During the task, all the message blocks are written into the [SHA\\_M\\_n\\_REG](#):  $M_0^{(i)}$  is stored in [SHA\\_M\\_0\\_REG](#),  $M_1^{(i)}$  stored in [SHA\\_M\\_1\\_REG](#), ..., and  $M_{15}^{(i)}$  stored in [SHA\\_M\\_15\\_REG](#).

**Note:**

For more information about “message block”, please refer to [FIPS PUB 180-4 Spec](#) > Section “Glossary of Terms and Acronyms”.

### 21.4.1.3 Setting the Initial Hash Value

Before hash operation begins for any secure hash algorithms, the initial Hash value  $H(0)$  must be set based on different algorithms. However, the SHA accelerator uses the initial Hash values (constant C) stored in the hardware for hash tasks.

## 21.4.2 Hash Operation

After the preprocessing, the ESP32-C6 SHA accelerator starts to hash a message  $M$  and generates message digest of different lengths, depending on different hash algorithms. As described above, the ESP32-C6 SHA accelerator supports two working modes, which are [Typical SHA](#) and [DMA-SHA](#). The operation process for the SHA accelerator under two working modes is described in the following subsections.

### 21.4.2.1 Typical SHA Mode Process

Usually, the SHA accelerator will process all blocks of a message and produce a message digest before starting the computation of the next message digest.

However, ESP32-C6 SHA also supports optional “interleaved” message digest calculation in Typical SHA mode, which means before SHA completes all blocks of the current message, users are given a chance to insert new computation of another message digest upon the completion of each individual block of the current message.

Specifically, users can read out the message digest from registers [SHA\\_H\\_n\\_REG](#) after completing part of a message digest calculation, and use the SHA accelerator for a different calculation. After the different calculation completes, users can restore the previous message digest to registers [SHA\\_H\\_n\\_REG](#), and resume the accelerator with the previously paused calculation.

#### Typical SHA Process

1. Select a hash algorithm.
  - Configure the [SHA\\_MODE\\_REG](#) register based on Table 21-2.
2. Process the current message block.
  - Write the message block in registers [SHA\\_M\\_n\\_REG](#).
3. Start the SHA accelerator<sup>1</sup>.
  - If this is the first time to execute this step, set the [SHA\\_START\\_REG](#) register to 1 to start the SHA accelerator. In this case, the accelerator uses the initial hash value stored in hardware for a given algorithm configured in Step 1 to start the calculation;
  - If this is not the first time to execute this step<sup>2</sup>, set the [SHA\\_CONTINUE\\_REG](#) register to 1 to start the SHA accelerator. In this case, the accelerator uses the hash value stored in the [SHA\\_H\\_n\\_REG](#) register to start calculation.

4. Check the progress of the current message block.
  - Poll register [SHA\\_BUSY\\_REG](#) until the content of this register becomes 0, indicating the accelerator has completed the calculation for the current message block and now is in the “idle” status <sup>3</sup>.
5. Decide if you have more message blocks to process:
  - If yes, please go back to Step 2.
  - Otherwise, please continue.
6. Obtain the message digest.
  - Read the message digest from registers [SHA\\_H\\_n\\_REG](#).

**Note:**

1. In this step, the software can also write the next message block (to be processed) in registers [SHA\\_M\\_n\\_REG](#), if any, while the hardware starts SHA calculation, to save time.
2. You are resuming the SHA accelerator with the previously paused calculation.
3. Here you can decide if you want to insert other calculations. If yes, please go to the [process for interleaved calculations](#) for details.

As mentioned above, ESP32-C6 SHA accelerator supports “interleaving” calculation under the **Typical SHA working mode**.

The process to implement interleaved calculation is described below.

1. Prepare to hand the SHA accelerator over for an interleaved calculation by storing the following data of the previous calculation.
  - The selected hash algorithm configured in the [SHA\\_MODE\\_REG](#) register.
  - The message digest stored in registers [SHA\\_H\\_n\\_REG](#).
2. Perform the interleaved calculation. For the detailed process of the interleaved calculation, please refer to [Typical SHA process](#) or [DMA-SHA process](#), depending on the working mode of your interleaved calculation.
3. Prepare to hand the SHA accelerator back to the previously paused calculation by restoring the following data of the previous calculation.
  - Write the previously stored hash algorithm back to register [SHA\\_MODE\\_REG](#).
  - Write the previously stored message digest back to registers [SHA\\_H\\_n\\_REG](#).
4. Write the next message block from the previous paused calculation in registers [SHA\\_M\\_n\\_REG](#), and set the [SHA\\_CONTINUE\\_REG](#) register to 1 to restart the SHA accelerator with the previously paused calculation.

### 21.4.2.2 DMA-SHA Mode Process

ESP32-C6 SHA accelerator does not support “interleaving” message digest calculation at the level of individual message blocks when using DMA, which means you cannot insert new calculation before a complete DMA-SHA process (of one or more message blocks) completes. In this case, users who need interleaved operation are recommended to divide the message blocks and perform several DMA-SHA calculations, instead of trying to compute all the messages in one go.

Single DMA-SHA calculation supports up to 63 data blocks.

In contrast to the Typical SHA working mode, when the SHA accelerator is working under the DMA-SHA mode, all data read are completed via DMA. Therefore, users are required to configure the DMA controller following the description in Chapter 3 *GDMA Controller (GDMA)*.

### DMA-SHA process

1. Select a hash algorithm.
  - Select a hash algorithm by configuring the [SHA\\_MODE\\_REG](#) register. For details, please refer to Table 21-2.
2. Configure the [SHA\\_IRQ\\_ENA\\_REG](#) register to enable or disable interrupt (Set 1 to enable).
3. Configure the number of message blocks.
  - Write the number of message blocks  $M$  to the [SHA\\_DMA\\_BLOCK\\_NUM\\_REG](#) register.
4. Start the DMA-SHA calculation.
  - If the current DMA-SHA calculation follows a previous calculation, firstly write the message digest from the previous calculation to registers [SHA\\_H\\_n\\_REG](#), then write 1 to register [SHA\\_DMA\\_CONTINUE\\_REG](#) to start SHA accelerator;
  - Otherwise, write 1 to register [SHA\\_DMA\\_START\\_REG](#) to start the accelerator.
5. Wait till the completion of the DMA-SHA calculation, which happens when:
  - The content of [SHA\\_BUSY\\_REG](#) register becomes 0, or
  - An SHA interrupt occurs. In this case, please clear interrupt by writing 1 to the [SHA\\_CLEAR\\_IRQ\\_REG](#) register.
6. Obtain the message digest:
  - Read the message digest from registers [SHA\\_H\\_n\\_REG](#).

### 21.4.3 Message Digest

After the hash task completes, the SHA accelerator writes the message digest from the task to registers [SHA\\_H\\_n\\_REG](#) ( $n$ : 0~7). The lengths of the generated message digest are different depending on different hash algorithms. For details, see Table 21-3 below:

**Table 21-3. The Storage and Length of Message Digest from Different Algorithms**

Hash Algorithm	Length of Message Digest (in bits)	Storage <sup>1</sup>
SHA-1	160	SHA_H_0_REG ~ SHA_H_4_REG
SHA-224	224	SHA_H_0_REG ~ SHA_H_6_REG
SHA-256	256	SHA_H_0_REG ~ SHA_H_7_REG

<sup>1</sup> The message digest is stored in registers from most significant bits to the least significant bits, with the first word stored in register [SHA\\_H\\_0\\_REG](#) and the second word stored in register [SHA\\_H\\_1\\_REG](#)... For details, please see subsection 21.4.1.2.

### 21.4.4 Interrupt

When working in the DMA-SHA mode, SHA supports interrupt on the completion of message digest calculation.

- To enable this function: write 1 to register [SHA\\_IRQ\\_ENA\\_REG](#).
- Note that the interrupt should be cleared by software after use via setting the [SHA\\_CLEAR\\_IRQ\\_REG](#) register to 1.

When working in the Typical SHA mode, SHA completes the calculation quick fast, so interrupt is not necessary. Therefore, SHA does not support interrupt in the Typical SHA mode.

## 21.5 Register Summary

The addresses in this section are relative to the SHA accelerator base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).


Name	Description	Address	Access
<b>Control/Configuration Registers</b>			
<a href="#">SHA_MODE_REG</a>	Configures SHA algorithm	0x0000	R/W
<a href="#">SHA_CONTINUE_REG</a>	Continues SHA operation (only effective in Typical SHA mode)	0x0014	WO
<a href="#">SHA_DMA_START_REG</a>	Starts the SHA accelerator for DMA-SHA operation	0x001C	WO
<a href="#">SHA_START_REG</a>	Starts the SHA accelerator for Typical SHA operation	0x0010	WO
<a href="#">SHA_DMA_CONTINUE_REG</a>	Continues SHA operation (only effective in DMA-SHA mode)	0x0020	WO
<a href="#">SHA_DMA_BLOCK_NUM_REG</a>	Block number register (only effective for DMA-SHA)	0x000C	R/W
<b>Status Registers</b>			
<a href="#">SHA_BUSY_REG</a>	Represents if SHA Accelerator is busy or not	0x0018	RO
<b>Interrupt Registers</b>			
<a href="#">SHA_CLEAR_IRQ_REG</a>	DMA-SHA interrupt clear register	0x0024	WO
<a href="#">SHA_IRQ_ENA_REG</a>	DMA-SHA interrupt enable register	0x0028	R/W
<b>Data Registers</b>			
<a href="#">SHA_H_0_REG</a>	Hash value	0x0040	R/W
<a href="#">SHA_H_1_REG</a>	Hash value	0x0044	R/W
<a href="#">SHA_H_2_REG</a>	Hash value	0x0048	R/W
<a href="#">SHA_H_3_REG</a>	Hash value	0x004C	R/W
<a href="#">SHA_H_4_REG</a>	Hash value	0x0050	R/W
<a href="#">SHA_H_5_REG</a>	Hash value	0x0054	R/W
<a href="#">SHA_H_6_REG</a>	Hash value	0x0058	R/W
<a href="#">SHA_H_7_REG</a>	Hash value	0x005C	R/W
<a href="#">SHA_M_0_REG</a>	Message	0x0080	R/W
<a href="#">SHA_M_1_REG</a>	Message	0x0084	R/W
<a href="#">SHA_M_2_REG</a>	Message	0x0088	R/W
<a href="#">SHA_M_3_REG</a>	Message	0x008C	R/W
<a href="#">SHA_M_4_REG</a>	Message	0x0090	R/W
<a href="#">SHA_M_5_REG</a>	Message	0x0094	R/W
<a href="#">SHA_M_6_REG</a>	Message	0x0098	R/W
<a href="#">SHA_M_7_REG</a>	Message	0x009C	R/W
<a href="#">SHA_M_8_REG</a>	Message	0x00A0	R/W
<a href="#">SHA_M_9_REG</a>	Message	0x00A4	R/W
<a href="#">SHA_M_10_REG</a>	Message	0x00A8	R/W
<a href="#">SHA_M_11_REG</a>	Message	0x00AC	R/W
<a href="#">SHA_M_12_REG</a>	Message	0x00B0	R/W
<a href="#">SHA_M_13_REG</a>	Message	0x00B4	R/W
<a href="#">SHA_M_14_REG</a>	Message	0x00B8	R/W
<a href="#">SHA_M_15_REG</a>	Message	0x00BC	R/W
<b>Version Register</b>			

Name	Description	Address	Access
SHA_DATE_REG	Version control register	0x002C	R/W

## 21.6 Registers


The addresses in this section are relative to the SHA accelerator base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 21.1. SHA\_START\_REG (0x0010)**




**SHA\_START** Write 1 to start Typical SHA calculation. (WO)

**Register 21.2. SHA\_CONTINUE\_REG (0x0014)**



**SHA\_CONTINUE** Write 1 to continue Typical SHA calculation. (WO)


**Register 21.3. SHA\_BUSY\_REG (0x0018)**



**SHA\_BUSY\_STATE** Represents the states of SHA accelerator.


- 0: idle
  - 1: busy
- (RO)

**Register 21.4. SHA\_DMA\_START\_REG (0x001C)**




**SHA\_DMA\_START** Write 1 to start DMA-SHA calculation. (WO)

**Register 21.5. SHA\_DMA\_CONTINUE\_REG (0x0020)**




**SHA\_DMA\_CONTINUE** Write 1 to continue DMA-SHA calculation. (WO)

**Register 21.6. SHA\_CLEAR\_IRQ\_REG (0x0024)**



**SHA\_CLEAR\_INTERRUPT** Write 1 to clear DMA-SHA interrupt. (WO)


**Register 21.7. SHA\_IRQ\_ENA\_REG (0x0028)**



**SHA\_INTERRUPT\_ENA** Write 1 to enable DMA-SHA interrupt. (R/W)




**Register 21.8. SHA\_DATE\_REG (0x002C)**



**SHA\_DATE** Version control register. (R/W)

**Register 21.9. SHA\_MODE\_REG (0x0000)**




**SHA\_MODE** Configures the SHA algorithm.

- 0: SHA-1
- 1: SHA-224
- 2: SHA-256


(R/W)

**Register 21.10. SHA\_DMA\_BLOCK\_NUM\_REG (0x000C)**




**SHA\_DMA\_BLOCK\_NUM** Configures the DMA-SHA block number. (R/W)

**Register 21.11. SHA\_H\_n\_REG (n: 0-7) (0x0040+4\*n)**



**SHA\_H\_n** Represents the *n*th 32-bit piece of the Hash value. (R/W)

**Register 21.12. SHA\_M\_n\_REG (n: 0-15) (0x0080+4\*n)**

**SHA\_M\_n** Represents the *n*th 32-bit piece of the message. (R/W)

## 22 Digital Signature (DS)

### 22.1 Overview

A Digital Signature (DS) is used to verify the authenticity and integrity of a message using a cryptographic algorithm. This can be used to validate a device's identity to a server, or to check the integrity of a message.

ESP32-C6 includes a Digital Signature (DS) module providing hardware acceleration of messages' signatures based on RSA. HMAC is used as the key derivation function to output the DS\_KEY key using eFuse as the input key. Subsequently, the DS module uses DS\_KEY to decrypt the pre-encrypted parameters and calculate the signature. The whole process happens in hardware so that neither the decryption key for the RSA parameters nor the input key for the HMAC key derivation function can be seen by users while calculating the signature.

### 22.2 Features

- RSA digital signatures with key length up to 3072 bits
- Encrypted private key data, only decryptable by DS module
- SHA-256 digest to protect private key data against tampering by an attacker

### 22.3 Functional Description

#### 22.3.1 Overview

The DS peripheral calculates RSA signatures as  $Z = X^Y \bmod M$ , where  $Z$  is the signature,  $X$  is the input message, and  $Y$  and  $M$  are the RSA private key parameters.

Private key parameters are stored in flash as ciphertext. They are decrypted using a key ( $DS\_KEY$ ) which can only be calculated by the DS peripheral via the HMAC peripheral. The required inputs ( $HMAC\_KEY$ ) to generate the key are only stored in eFuse and can only be accessed by the HMAC peripheral. That is to say, the DS peripheral hardware can decrypt the private key, and the private key in plaintext is never accessed by the software. For more detailed information about eFuse and HMAC peripherals, please refer to Chapter 5 [eFuse Controller](#) and 19 [HMAC Accelerator \(HMAC\)](#) peripheral.

The input message  $X$  will be sent directly to the DS peripheral by the software each time a signature is needed. After the RSA signature operation, the signature  $Z$  is read back by the software.

For better understanding, we define some symbols and functions here, which are only applicable to this chapter:

- $1^s$  A bit string consisting of  $s$  bits with the value of "1".
- $[x]_s$  A bit string of  $s$  bits, in which  $s$  is an integer multiple of 8 bits. If  $x$  is a number ( $x < 2^s$ ), it is represented in little endian byte order in the bit string.  $x$  may be a variable such as  $[Y]_{4096}$  or a hexadecimal constant such as  $[0x0C]_8$ . If necessary, the value  $[x]_t$  can be right-padded with  $(s - t)$  number of zeros to reach  $s$  bits in length, and finally get  $[x]_s$ . For example,  $[0x05]_8 = 00000101$ ,  $[0x05]_{16} = 0000010100000000$ ,  $[0x0005]_{16} = 0000000000000101$ ,  $[0x13]_8 = 00010011$ ,  $[0x13]_{16} = 0001001100000000$ ,  $[0x0013]_{16} = 0000000000010011$ .
- $||$  A bit string concatenation operator for joining multiple bit strings into a longer bit string.

**PRELIMINARY**

### 22.3.2 Private Key Operands

Private key operands  $Y$  (private key exponent) and  $M$  (key modulus) are generated by the user. They have a particular RSA key length (up to 3072 bits). Two additional private key operands are needed:  $\bar{r}$  and  $M'$ . These two operands are derived from  $Y$  and  $M$ .

Operands  $Y$ ,  $M$ ,  $\bar{r}$ , and  $M'$  are encrypted by the user along with an authentication digest and stored as a single ciphertext  $C$ .  $C$  is input to the DS peripheral in this encrypted format, decrypted by the hardware, and then used for RSA signature calculation. Detailed description of how to generate  $C$  is provided in Section 22.3.3.

The DS peripheral supports RSA signature calculation  $Z = X^Y \bmod M$ , in which the length of operands should be  $N = 32 \times x$  where  $x \in \{1, 2, 3, \dots, 96\}$ . The bit lengths of arguments  $Z$ ,  $X$ ,  $Y$ ,  $M$ , and  $\bar{r}$  should be an arbitrary value in  $N$ , and all of them in a calculation must be of the same length, while the bit length of  $M'$  should always be 32. For more detailed information about RSA calculation, please refer to Section 20.3.1 *Large-number Modular Exponentiation* in Chapter 20 *RSA Accelerator (RSA)*.

### 22.3.3 Software Prerequisites

If users want to use the DS module, the software needs to do a series of preparations, as shown in Figure 22-1. The left side lists preparations required by the software before the hardware starts RSA signature calculation, while the right side lists the hardware workflow during the entire calculation procedure.




Figure 22-1. Software Preparations and Hardware Working Process

**Note:**

1. The software preparation (left side in the Figure 22-1) is a one-time operation before any signature is calculated, while the hardware calculation (right side in the Figure 22-1) repeats for every signature calculation.

Users need to follow the steps shown in the left part of Figure 22-1 to calculate  $C$ . Detailed instructions are as follows:

- **Step 1:** Prepare operands  $Y$  and  $M$  whose lengths should meet the requirements in Section 22.3.2.

Define  $[L]_{32} = \frac{N}{32}$  (i.e., for RSA 3072,  $[L]_{32} == [0x60]_{32}$ ). Prepare  $[HMAC\_KEY]_{256}$  and calculate  $[DS\_KEY]_{256}$  based on  $DS\_KEY = \text{HMAC-SHA256}([HMAC\_KEY]_{256}, 1^{256})$ . Generate a random  $[IV]_{128}$  which should meet the requirements of the AES-CBC block encryption algorithm. For more information on AES, please refer to Chapter 17 *AES Accelerator (AES)*.

- **Step 2:** Calculate  $\bar{r}$  and  $M'$  based on  $M$ .
- **Step 3:** Extend  $Y$ ,  $M$ , and  $\bar{r}$ , in order to get  $[Y]_{3072}$ ,  $[M]_{3072}$ , and  $[\bar{r}]_{3072}$ , respectively. This step is only required for  $Y$ ,  $M$ , and  $\bar{r}$  whose length are less than 3072 bits, since their largest length are 3072 bits.
- **Step 4:** Calculate MD authentication code using the SHA-256:  
 $[MD]_{256} = \text{SHA256}([Y]_{3072} || [M]_{3072} || [\bar{r}]_{3072} || [M']_{32} || [L]_{32} || [IV]_{128})$
- **Step 5:** Build  $[P]_{9600} = ([Y]_{3072} || [M]_{3072} || [\bar{r}]_{3072} || [Box]_{384})$ , where  $[Box]_{384} = ([MD]_{256} || [M']_{32} || [L]_{32} || [\beta]_{64})$  and  $[\beta]_{64}$  is a PKCS#7 padding value, i.e., a  $[0x0808080808080808]_{64}$  string composed of 8 bytes (0x80). The purpose of  $[\beta]_{64}$  is to make the bit length of  $P$  a multiple of 128.
- **Step 6:** Calculate  $C = [C]_{9600} = \text{AES-CBC-ENC}([P]_{9600}, [DS\_KEY]_{256}, [IV]_{128})$ , where  $C$  is the ciphertext with a length of 1200 bytes.  $C$  can also be calculated as  $C = [C]_{9600} = ([\hat{Y}]_{3072} || [\hat{M}]_{3072} || [\hat{r}]_{3072} || [\hat{Box}]_{384})$ , where  $[\hat{Y}]_{3072}$ ,  $[\hat{M}]_{3072}$ ,  $[\hat{r}]_{3072}$ ,  $[\hat{Box}]_{384}$  are the four sub-parameters of  $C$ , and correspond to the ciphertext of  $[Y]_{3072}$ ,  $[M]_{3072}$ ,  $[\bar{r}]_{3072}$ ,  $[Box]_{384}$  respectively.

### 22.3.4 DS Operation at the Hardware Level

The hardware operation is triggered each time a digital signature needs to be calculated. The inputs are the pre-generated private key ciphertext  $C$ , a unique message  $X$ , and  $IV$ .

The DS operation at the hardware level can be divided into the following three stages:

#### 1. Decryption: Step 7 and 8 in Figure 22-1

The decryption process is the inverse of Step 6 in figure 22-1. The DS module will call the AES accelerator to decrypt  $C$  in CBC block mode and get the resulting plaintext. The decryption process can be represented by  $P = \text{AES-CBC-DEC}(C, DS\_KEY, IV)$ , where  $IV$  (i.e.,  $[IV]_{128}$ ) is defined by the user.  $[DS\_KEY]_{256}$  is provided by the HMAC module, derived from  $HMAC\_KEY$  stored in eFuse.  $[DS\_KEY]_{256}$ , as well as  $[HMAC\_KEY]_{256}$  are not readable by users.

With  $P$ , the DS module can derive  $[Y]_{3072}$ ,  $[M]_{3072}$ ,  $[\bar{r}]_{3072}$ ,  $[M']_{32}$ ,  $[L]_{32}$ , MD authentication code, and the padding value  $[\beta]_{64}$ . This process is the inverse of Step 5.

#### 2. Check: Step 9 and 10 in Figure 22-1

The DS module will perform two checks: MD check and padding check. Padding check is not shown in Figure 22-1, as it happens at the same time as MD check.

- MD check: The DS module calls SHA-256 to calculate the hash value  $[CALC\_MD]_{256}$  ( $[CALC\_MD]_{256}$  is calculated the same way and with same parameters as  $[MD]_{256}$ , see step 4). Then,  $[CALC\_MD]_{256}$  is compared against the MD authentication code  $[MD]_{256}$  from step 4. Only when the two match does the MD check pass.
- Padding check: The DS module checks if  $[\beta]_{64}$  complies with the aforementioned PKCS#7 format. Only when  $[\beta]_{64}$  complies with the format does the padding check pass.

The DS module will only perform subsequent operations if MD check passes. If padding check fails, a warning is generated, but it does not affect the subsequent operations.

### 3. Calculation: Step 11 and 12 in Figure 22-1

The DS module treats  $X$  (input by the user) and  $Y$ ,  $M$ ,  $\bar{r}$  (decrypted in step 8) as big numbers. With  $M'$ , all operands to perform  $X^Y \bmod M$  are in place. The operand length is defined by  $L$  only. The DS module will calculate the signed result  $Z$  by calling RSA to perform  $Z = X^Y \bmod M$ .

#### 22.3.5 DS Operation at the Software Level

The software steps below should be followed each time a digital signature needs to be calculated. The inputs are the pre-generated private key ciphertext  $C$ , a unique message  $X$ , and  $IV$ . These software steps trigger the hardware steps described in Section 22.3.4.

We assume that the software has called the HMAC peripheral and the HMAC peripheral has calculated  $DS\_KEY$  based on  $HMAC\_KEY$ .

1. **Prerequisites:** Prepare operands  $C$ ,  $X$ ,  $IV$  according to Section 22.3.3.
2. **Activate the DS peripheral:** Write 1 to `DS_SET_START_REG`.
3. **Check if  $DS\_KEY$  is ready:** Poll `DS_QUERY_BUSY_REG` until the software reads 0.

If the software does not read 0 in `DS_QUERY_BUSY_REG` after approximately 1 ms, it indicates a problem with HMAC initialization. In such a case, the software can read register `DS_QUERY_KEY_WRONG_REG` to get more information:

- If the software reads 0 in `DS_QUERY_KEY_WRONG_REG`, it indicates that the HMAC peripheral has not been called.
  - If the software reads any value from 1 to 15 in `DS_QUERY_KEY_WRONG_REG`, it indicates that HMAC was called, but the DS module did not successfully get the  $DS\_KEY$  value from the HMAC peripheral. This may indicate that the HMAC operation has been interrupted due to a software concurrency problem.
4. **Configure register:** Write  $IV$  block to register `DS_IV_m_REG` ( $m$ : 0 ~ 3). For more information on the  $IV$  block, please refer to Chapter 17 *AES Accelerator (AES)*.
  5. **Write  $X$  to memory block  $DS\_X\_MEM$ :** Write  $X_i$  ( $i \in \{0, 1, \dots, n - 1\}$ ), where  $n = \frac{N}{32}$ , to memory block `DS_X_MEM` whose capacity is 96 words. Each word can store one base- $b$  digit. The memory block uses the little endian format for storage, i.e., the least significant digit of the operand is in the lowest address. Words in `DS_X_MEM` block after the configured length of  $X$  ( $N$  bits, as described in Section 22.3.2), are ignored.
  6. **Write  $C$  to corresponding memory blocks:** Write the four sub-parameters of  $C$  to corresponding memory blocks:
    - Write  $\widehat{Y}_i$  ( $i \in \{0, 1, \dots, 95\}$ ) to `DS_Y_MEM`.
    - Write  $\widehat{M}_i$  ( $i \in \{0, 1, \dots, 95\}$ ) to `DS_M_MEM`.
    - Write  $\widehat{r}_i$  ( $i \in \{0, 1, \dots, 95\}$ ) to `DS_RB_MEM`.
    - write  $\widehat{Box}_i$  ( $i \in \{0, 1, \dots, 11\}$ ) to `DS_BOX_MEM`.

The capacity of `DS_Y_MEM`, `DS_M_MEM`, and `DS_RB_MEM` is 96 words, whereas the capacity of `DS_BOX_MEM` is only 12 words. Each word can store one base- $b$  digit. The memory blocks use the little endian format for storage, i.e., the least significant digit of the operand is in the lowest address.

7. **Start DS operation:** Write 1 to register [DS\\_SET\\_ME\\_REG](#).
8. **Wait for the operation to be completed:** Poll register [DS\\_QUERY\\_BUSY\\_REG](#) until the software reads 0.
9. **Query check result:** Read register [DS\\_QUERY\\_CHECK\\_REG](#) and conduct subsequent operations as illustrated below based on the return value:
  - If the value is 0, it indicates that both padding check and MD check pass. Users can continue to get the signed result  $Z$ .
  - If the value is 1, it indicates that the padding check passes but MD check fails. The signed result  $Z$  is invalid. The operation will resume directly from Step 11.
  - If the value is 2, it indicates that the padding check fails but MD check passes. Users can continue to get the signed result  $Z$ . But please note that the data does not comply with the aforementioned PKCS#7 padding format, which may not be what you want.
  - If the value is 3, it indicates that both padding check and MD check fail. In this case, some fatal errors have occurred and the signed result  $Z$  is invalid. The operation will resume directly from Step 11.
10. **Read the signed result:** Read the signed result  $Z_i$  ( $i \in \{0, 1, \dots, n - 1\}$ ), where  $n = \frac{N}{32}$ , from memory block [DS\\_Z\\_MEM](#). The memory block stores  $Z$  in little-endian byte order.
11. **Exit the operation:** Write 1 to [DS\\_SET\\_FINISH\\_REG](#), and then poll [DS\\_QUERY\\_BUSY\\_REG](#) until the software reads 0.

After the operation, all the input/output registers and memory blocks are cleared.

## 22.4 Memory Summary

The addresses in this section are relative to the Digital Signature base address provided in Table 4-2 in Chapter 4 *System and Memory*.

Name	Description	Size (byte)	Starting Address	Ending Address	Access
DS_Y_MEM	Memory block Y	384	0x0000	0x017F	WO
DS_M_MEM	Memory block M	384	0x0200	0x037F	WO
DS_RB_MEM	Memory block $\bar{r}$	384	0x0400	0x057F	WO
DS_BOX_MEM	Memory block Box	48	0x0600	0x062F	WO
DS_X_MEM	Memory block X	384	0x0800	0x097F	WO
DS_Z_MEM	Memory block Z	384	0x0A00	0x0B7F	RO



## 22.5 Register Summary

The addresses in this section are relative to Digital Signature base address provided in Table 4-2 in Chapter 4 *System and Memory*.


The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Configuration Registers</b>			
<a href="#">DS_IV_0_REG</a>	IV block data	0x0630	WO
<a href="#">DS_IV_1_REG</a>	IV block data	0x0634	WO
<a href="#">DS_IV_2_REG</a>	IV block data	0x0638	WO
<a href="#">DS_IV_3_REG</a>	IV block data	0x063C	WO
<b>Status/Control Registers</b>			
<a href="#">DS_SET_START_REG</a>	Activates the DS module	0x0E00	WO
<a href="#">DS_SET_ME_REG</a>	Starts DS operation	0x0E04	WO
<a href="#">DS_SET_FINISH_REG</a>	Ends DS operation	0x0E08	WO
<a href="#">DS_QUERY_BUSY_REG</a>	Status of the DS module	0x0E0C	RO
<a href="#">DS_QUERY_KEY_WRONG_REG</a>	Checks the reason why <i>DS_KEY</i> is not ready	0x0E10	RO
<a href="#">DS_QUERY_CHECK_REG</a>	Queries DS check result	0x0E14	RO
<b>Version control register</b>			
<a href="#">DS_DATE_REG</a>	Version control register	0x0E20	W/R

## 22.6 Registers


The addresses in this section are relative to Digital Signature base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 22.1. DS\_IV\_m\_REG (m: 0-3) (0x0630+4\*n)**




**DS\_IV\_m\_REG** Writes IV block data. (WO)

**Register 22.2. DS\_SET\_START\_REG (0x0E00)**




**DS\_SET\_START** Configures whether or not to activate the DS peripheral.  
 0: Invalid  
 1: Activate the DS peripheral  
 (WO)

**Register 22.3. DS\_SET\_ME\_REG (0x0E04)**




**DS\_SET\_ME** Configures whether or not to start DS operation.  
 0: Invalid  
 1: Start DS operation  
 (WO)

**Register 22.4. DS\_SET\_FINISH\_REG (0x0E08)**




**DS\_SET\_FINISH** Configures whether or not to end DS operation.  
 0: Invalid  
 1: End DS operation  
 (WO)

**Register 22.5. DS\_QUERY\_BUSY\_REG (0x0E0C)**




**DS\_QUERY\_BUSY** Represents whether or not the DS module is idle.  
 0: The DS module is idle  
 1: The DS module is busy  
 (RO)

**Register 22.6. DS\_QUERY\_KEY\_WRONG\_REG (0x0E10)**



**DS\_QUERY\_KEY\_WRONG** Represents the specific problem with HMAC initialization.  
 0: HMAC is not called  
 1-15: HMAC was activated, but the DS peripheral did not successfully receive the DS\_KEY from the HMAC peripheral. (The biggest value is 15)  
 (RO)

**Register 22.7. DS\_QUERY\_CHECK\_REG (0x0E14)**

**DS\_PADDING\_BAD** Represents whether or not the padding check passes.

0: The padding check passes

1: The padding check fails


(RO)

**DS\_MD\_ERROR** Represents whether or not the MD check passes.

0: The MD check passes

1: The MD check fails

(RO)

**Register 22.8. DS\_DATE\_REG (0x0E20)**

**DS\_DATE** Version control register. (R/W)

## 23 External Memory Encryption and Decryption (XTS\_AES)

### 23.1 Overview

The ESP32-C6 integrates an External Memory Encryption and Decryption module that complies with the XTS\_AES standard algorithm specified in [IEEE Std 1619-2007](#), providing security for users' application code and data stored in the external memory (flash). Users can store proprietary firmware and sensitive data (e.g., credentials for gaining access to a private network) to the external flash.

### 23.2 Features

- General XTS\_AES algorithm, compliant with IEEE Std 1619-2007
- Software-based manual encryption
- High-speed auto decryption without software's participation
- Encryption and decryption functions jointly enabled/disabled by registers configuration, eFuse parameters, and boot mode
- Configurable Anti-DPA

### 23.3 Module Structure

The External Memory Encryption and Decryption module consists of two blocks, namely the Manual Encryption block and Auto Decryption block. The module architecture is shown in Figure 23-1.




Figure 23-1. Architecture of the External Memory Encryption and Decryption

The Manual Encryption block can encrypt instructions/data which will then be written to the external flash as ciphertext via SPI1.

In the System Registers (HP\_SYS) peripheral (see [15 System Registers \(HP\\_SYSTEM\)](#)), the following three bits in register `HP_SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG` are relevant to the external memory encryption and decryption:

- `HP_SYSTEM_ENABLE_DOWNLOAD_MANUAL_ENCRYPT`
- `HP_SYSTEM_ENABLE_DOWNLOAD_G0CB_DECRYPT`
- `HP_SYSTEM_ENABLE_SPI_MANUAL_ENCRYPT`

The XTS\_AES module also fetches two parameters from the peripheral eFuse Controller, which are: `EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT` and `EFUSE_SPI_BOOT_CRYPT_CNT`. For detailed information, please see Chapter 5 [eFuse Controller](#).

## 23.4 Functional Description

### 23.4.1 XTS Algorithm

Both manual encryption and auto decryption use the XTS algorithm. During implementation, the XTS algorithm is characterized by a "data unit" of 1024 bits, defined in the Section *XTS-AES encryption procedure* of [XTS-AES Tweakable Block Cipher](#) Standard. For more information about XTS-AES algorithm, please refer to [IEEE Std 1619-2007](#).

### 23.4.2 Key

The Manual Encryption block and Auto Decryption block share the same *Key* when implementing XTS algorithm. The *Key* is provided by the eFuse hardware and cannot be accessed by users.

The *Key* is 256-bit long. The value of the *Key* is determined by the content in one eFuse block from BLOCK4 ~ BLOCK9. For easier description, we define:

- Block<sub>A</sub>: the block whose key purpose is `EFUSE_KEY_PURPOSE_XTS_AES_128_KEY` (please refer to Table 5-2 *Structure*). If Block<sub>A</sub> exists, a 256-bit *Key<sub>A</sub>* is stored in it.

There are two possibilities of how the *Key* is generated depending on whether Block<sub>A</sub> exists or not, as shown in Table 23-1. In each case, the *Key* can be uniquely determined by *Key<sub>A</sub>*.

**Table 23-1.** *Key* generated based on *Key<sub>A</sub>*

Block <sub>A</sub>	<i>Key</i>	<i>Key</i> Length (bit)
Yes	<i>Key<sub>A</sub></i>	256
No	0 <sup>256</sup>	256

#### Notes:

"YES" indicates that the block exists; "NO" indicates that the block does not exist; "0<sup>256</sup>" indicates a bit string that consists of 256-bit zeros. Note that using 0<sup>256</sup> as *Key* is not secure. We strongly recommend to configure a valid key.

For more information of key purposes, please refer to Table 5-2 *Structure* in Chapter 5 [eFuse Controller](#).

### 23.4.3 Target Memory Space

The target memory space refers to a continuous address space in the external memory (flash) where the ciphertext is stored. The target memory space can be uniquely determined by two relevant parameters: size and base address, whose definitions are listed below.

- Size: the *size* of the target memory space, indicating the number of bytes encrypted in one encryption operation, which supports 16 or 32 bytes.
- Base address: the *base\_addr* of the target memory space. It is a 24-bit physical address, with range of 0x0000\_0000 ~ 0x00FF\_FFFF. It should be aligned to *size*, i.e.,  $base\_addr \% size == 0$ .

For example, if there are 16 bytes of instruction data need to be encrypted and written to address 0x130 ~ 0x13F in the external flash, then the target space is 0x130 ~ 0x13F, size is 16 (bytes), and base address is 0x130.

The encryption of any length (must be multiples of 16 bytes) of plaintext instruction/data can be completed separately in multiple operations, and each operation has its individual target memory space and the relevant parameters.

For Auto Decryption blocks, these parameters are automatically determined by hardware. For Manual Encryption blocks, these parameters should be configured by users.

**Note:**

The “tweak” defined in Section *Data units and tweaks* of [IEEE Std 1619-2007](#) is a 128-bit non-negative integer (*tweak*), which can be generated according to  $tweak = (base\_addr \& 0x00FFFF80)$ . The lowest 7 bits and the highest 97 bits in *tweak* are always zero.

### 23.4.4 Data Writing

For Auto Decryption blocks, data writing is automatically applied in hardware. For Manual Encryption blocks, data writing should be applied by users. The Manual Encryption block has a register block which consists of 16 registers, i.e., XTS\_AES\_PLAIN\_0\_REG (*n*: 0 ~ 15), that are dedicated to data writing and can store up to 256 bits of plaintext at a time.

Actually, the Manual Encryption block does not care where the plaintext comes from, but only where the ciphertext will be stored. Because of the strict correspondence between plaintext and ciphertext, in order to better describe how the plaintext is stored in the register block, we assume that the plaintext is stored in the target memory space in the first place and replaced by ciphertext after encryption. Therefore, the following description in this section no longer has the concept of “plaintext”, but uses “target memory space” instead.

**How mapping between target memory space and registers works:**

Assume a word in the target memory space is stored in *address*, define  $offset = address \% 32$ ,  $n = offset / 4$ , then the word will be stored in register XTS\_AES\_PLAIN\_0\_REG.

For example, when the *size* is 32, all registers in the register block will be used. The mapping between *offset* and registers now is shown in Table 23-2.

**Table 23-2. Mapping Between Offsets and Registers**

<i>offset</i>	Register	<i>offset</i>	Register
0x00	XTS_AES_PLAIN_0_REG	0x10	XTS_AES_PLAIN_4_REG

<i>offset</i>	Register	<i>offset</i>	Register
0x04	<a href="#">XTS_AES_PLAIN_1_REG</a>	0x14	<a href="#">XTS_AES_PLAIN_5_REG</a>
0x08	<a href="#">XTS_AES_PLAIN_2_REG</a>	0x18	<a href="#">XTS_AES_PLAIN_6_REG</a>
0x0C	<a href="#">XTS_AES_PLAIN_3_REG</a>	0x1C	<a href="#">XTS_AES_PLAIN_7_REG</a>

### 23.4.5 Manual Encryption Block

The Manual Encryption block is a peripheral module. It is equipped with registers and can be accessed by the CPU directly. Registers embedded in this block, the System Registers (HP\_SYS) peripheral, eFuse parameters, and boot mode jointly configure and use this module.

**The Manual Encryption block is operational only under certain conditions.** The operating conditions are:

- In SPI Boot mode:

If bit [HP\\_SYSTEM\\_ENABLE\\_SPI\\_MANUAL\\_ENCRYPT](#) in register

[HP\\_SYSTEM\\_EXTERNAL\\_DEVICE\\_ENCRYPT\\_DECRYPT\\_CONTROL\\_REG](#) is 1, the Manual Encryption block can be enabled. Otherwise, it is not operational.

- In Download Boot mode:

If bit [HP\\_SYSTEM\\_ENABLE\\_DOWNLOAD\\_MANUAL\\_ENCRYPT](#) in register

[HP\\_SYSTEM\\_EXTERNAL\\_DEVICE\\_ENCRYPT\\_DECRYPT\\_CONTROL\\_REG](#) is 1 and the eFuse parameter [EFUSE\\_DIS\\_DOWNLOAD\\_MANUAL\\_ENCRYPT](#) is 0, the Manual Encryption block can be enabled.

Otherwise, it is not operational.

**Note:**

Even though the CPU can skip cache and get the encrypted instruction/data directly by reading the external memory, users can by no means access *Key*.

### 23.4.6 Auto Decryption Block

The Auto Decryption block is not a conventional peripheral, so it does not have any registers and cannot be accessed by the CPU directly. The System Registers (HP\_SYS) peripheral, eFuse parameters, and boot mode jointly configure and use this block.

**The Auto Decryption block is operational only under certain conditions.** The operating conditions are:

- In SPI Boot mode

If the first bit or the third bit in parameter [SPI\\_BOOT\\_CRYPT\\_CNT](#) (3 bits) is set to 1, then the Auto Decryption block can be enabled. Otherwise, it is not operational.

- In Download Boot mode

If bit [HP\\_SYSTEM\\_ENABLE\\_DOWNLOAD\\_G0CB\\_DECRYPT](#) in register

[HP\\_SYSTEM\\_EXTERNAL\\_DEVICE\\_ENCRYPT\\_DECRYPT\\_CONTROL\\_REG](#) is 1, the Auto Decryption block can be enabled. Otherwise, it is not operational.



**Note:**

- When the Auto Decryption block is enabled, it will automatically decrypt the ciphertext if the CPU reads instructions/data from the external memory via cache to retrieve the instructions/data. The entire decryption process does not need software participation and is transparent to the cache. Users can by no means obtain the decryption *Key* during the process.
- When the Auto Decryption block is disabled, it does not have any effect on the contents stored in the external memory, no matter if they are encrypted or not. Therefore, what the CPU reads via cache is the original information stored in the external memory.

## 23.5 Software Process

When the Manual Encryption block operates, software needs to be involved in the process. The steps are as follows:

1. Configure XTS\_AES:

- Set register `XTS_AES_PHYSICAL_ADDRESS_REG` to *base\_addr*.
- Set register `XTS_AES_LINESIZE_REG` to  $\frac{size}{32}$ .

For definitions of *base\_addr* and *size*, please refer to Section 23.4.3.

2. Write plaintext instructions/data to the registers block `XTS_AES_PLAIN_n_REG` (*n*: 0-15). For detailed information, please refer to Section 23.4.4.

Please write data to registers according to your actual needs, and the unused ones could be set to arbitrary values.

3. Wait for Manual Encryption block to be idle. Poll register `XTS_AES_STATE_REG` until it reads 0 that indicates the Manual Encryption block is idle.

4. Trigger manual encryption by writing 1 to register `XTS_AES_TRIGGER_REG`.

5. Wait for the encryption process completion. Poll register `XTS_AES_STATE_REG` until it reads 2.

*Step 1 to 5 are the steps of encrypting plaintext instructions/data with the Manual Encryption block using the Key.*

6. Write 1 to register `XTS_AES_RELEASE_REG` to grant SPI1 the access to the encrypted ciphertext. After this, the value of register `XTS_AES_STATE_REG` will become 3.

7. Call SPI1 to write the ciphertext in the external flash (see Chapter 26 *SPI Controller (SPI)*).

8. Write 1 to register `XTS_AES_DESTROY_REG` to destroy the ciphertext. After this, the value of register `XTS_AES_STATE_REG` will become 0.

Repeat above steps according to the amount of plaintext instructions/data that need to be encrypted.

## 23.6 Anti-DPA

ESP32-C6 XTS\_AES supports Anti-DPA.

The XTS\_AES algorithm can be divided into two steps, according to [IEEE Std 1619-2007](#):

- Step 1: Calculating T value. In this section, we define this step as "calculating T".

- Step 2: Calculating Cipher/Plain text. In this section, we define this step as "calculating D".

Different security levels can be configured through registers:

- First we define below parameters for better description:
  - *select\_reg* = `MSPI_CRYPT_DPA_SELECT_REGISTER`
  - *reg\_d\_dpa\_en* = `MSPI_CRYPT_CALC_D_DPA_EN`
  - *efuse\_dpa\_en* = `EFUSE_CRYPT_DPA_ENABLE`
  - *reg\_anti\_dpa\_level* = `MSPI_CRYPT_SECURITY_LEVEL`
  - *efuse\_anti\_dpa\_level* = 3

- Configure the security level of Anti-DPA for the XTS\_AES module:

$$Anti\_DPA\_level = select\_reg ? (reg\_anti\_dpa\_level) : (efuse\_dpa\_en * efuse\_anti\_dpa\_level)$$

When *Anti\_DPA\_level* equals to 0, Anti-DPA is disabled. The higher the value of *Anti\_DPA\_level* is, the stronger the Anti-DPA ability is.

- Configure whether or not to enable Anti-DPA when the XTS\_AES algorithm is calculating D:

$$Anti\_DPA\_enabled\_in\_calc\_D = select\_reg ? reg\_d\_dpa\_en : efuse\_dpa\_en$$

If *Anti\_DPA\_level* is not 0, when *Anti\_DPA\_enabled\_in\_calc\_D* equals to 1, Anti-DPA is enabled when XTS\_AES algorithm is calculating D.

If *Anti\_DPA\_level* is not 0, Anti-DPA is always enabled when XTS\_AES algorithm is calculating T.

**Note:**

Configuring whether or not to enable Anti-DPA will have an impact on the external storage access bandwidth:

- When Anti-DPA is enabled during the calculation of D, the read and write bandwidth will be significantly impacted when the Anti-Attack level  $\geq 4$ .
- When Anti-DPA is disabled during the calculation of D, the read and write bandwidth will be significantly impacted when the Anti-Attack level  $\geq 6$ .

## 23.7 Register Summary

The addresses in this section are relative to External Memory Encryption and Decryption base address provided in Table 4-2 in Chapter 4 *System and Memory*.


The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Plaintext Register Heap</b>			
<a href="#">XTS_AES_PLAIN_0_REG</a>	Plaintext register 0	0x0000	R/W
<a href="#">XTS_AES_PLAIN_1_REG</a>	Plaintext register 1	0x0004	R/W
<a href="#">XTS_AES_PLAIN_2_REG</a>	Plaintext register 2	0x0008	R/W
<a href="#">XTS_AES_PLAIN_3_REG</a>	Plaintext register 3	0x000C	R/W
<a href="#">XTS_AES_PLAIN_4_REG</a>	Plaintext register 4	0x0010	R/W
<a href="#">XTS_AES_PLAIN_5_REG</a>	Plaintext register 5	0x0014	R/W
<a href="#">XTS_AES_PLAIN_6_REG</a>	Plaintext register 6	0x0018	R/W
<a href="#">XTS_AES_PLAIN_7_REG</a>	Plaintext register 7	0x001C	R/W
<a href="#">XTS_AES_PLAIN_8_REG</a>	Plaintext register 8	0x0020	R/W
<a href="#">XTS_AES_PLAIN_9_REG</a>	Plaintext register 9	0x0024	R/W
<a href="#">XTS_AES_PLAIN_10_REG</a>	Plaintext register 10	0x0028	R/W
<a href="#">XTS_AES_PLAIN_11_REG</a>	Plaintext register 11	0x002C	R/W
<a href="#">XTS_AES_PLAIN_12_REG</a>	Plaintext register 12	0x0030	R/W
<a href="#">XTS_AES_PLAIN_13_REG</a>	Plaintext register 13	0x0034	R/W
<a href="#">XTS_AES_PLAIN_14_REG</a>	Plaintext register 14	0x0038	R/W
<a href="#">XTS_AES_PLAIN_15_REG</a>	Plaintext register 15	0x003C	R/W
<b>Configuration Registers</b>			
<a href="#">XTS_AES_LINESIZE_REG</a>	Configures the size of target memory space	0x0040	R/W
<a href="#">XTS_AES_DESTINATION_REG</a>	Configures the type of the external memory	0x0044	R/W
<a href="#">XTS_AES_PHYSICAL_ADDRESS_REG</a>	Physical address	0x0048	R/W
<b>Control/Status Registers</b>			
<a href="#">XTS_AES_TRIGGER_REG</a>	Activates AES algorithm	0x004C	WO
<a href="#">XTS_AES_RELEASE_REG</a>	Release control	0x0050	WO
<a href="#">XTS_AES_DESTROY_REG</a>	Destroy control	0x0054	WO
<a href="#">XTS_AES_STATE_REG</a>	Status register	0x0058	RO
<b>Version Register</b>			
<a href="#">XTS_AES_DATE_REG</a>	Version control register	0x005C	R/W

## 23.8 Registers


The addresses in this section are relative to External Memory Encryption and Decryption base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 23.1. XTS\_AES\_PLAIN\_n\_REG (n: 0-15) (0x0000+4\*n)**



**XTS\_AES\_PLAIN\_n** Configures the *n*th 32-bit piece of plain text. (R/W)

**Register 23.2. XTS\_AES\_LINESIZE\_REG (0x0040)**




**XTS\_AES\_LINESIZE** Configures the data size of one encryption operation.

0: 16 bytes

1: 32 bytes

(R/W)

**Register 23.3. XTS\_AES\_DESTINATION\_REG (0x0044)**



**XTS\_AES\_DESTINATION** Configures the type of the external memory. Currently, it must be set to 0, as the Manual Encryption block only supports flash encryption. Errors may occur if users write 1.

0: flash

1: external RAM (may cause error)

(R/W)

**Register 23.4. XTS\_AES\_PHYSICAL\_ADDRESS\_REG (0x0048)**

(reserved)		XTS_AES_PHYSICAL_ADDRESS	
31	30	29	0
0x0		0x00000000	
			Reset

**XTS\_AES\_PHYSICAL\_ADDRESS** Configures physical address. Note that its value should be within the range between 0x0000\_0000 and 0x00FF\_FFFF. (R/W)

**Register 23.5. XTS\_AES\_TRIGGER\_REG (0x004C)**

(reserved)		XTS_AES_TRIGGER	
31	1	0	
0x00000000		x	Reset

**XTS\_AES\_TRIGGER** Configures whether or not to enable manual encryption.

0: Disable manual encryption

1: Enable manual encryption

(WO)

**Register 23.6. XTS\_AES\_RELEASE\_REG (0x0050)**

(reserved)		XTS_AES_RELEASE	
31	1	0	
0x00000000		x	Reset

**XTS\_AES\_RELEASE** Configures whether or not to grant SPI1 access to the encrypted result.

0: No effect

1: Grant SPI1 access

(WO)

**Register 23.7. XTS\_AES\_DESTROY\_REG (0x0054)**

31	(reserved)	1	0	Reset
0x00000000			x	

**XTS\_AES\_DESTROY** Configures whether or not to destroy encrypted result.

0: No effect

1: Destroy encrypted result

(WO)

**Register 23.8. XTS\_AES\_STATE\_REG (0x0058)**

31	(reserved)	2	1	0	Reset
0x00000000				0x0	

**XTS\_AES\_STATE** Represents the status of the Manual Encryption block. 0 (XTS\_AES\_IDLE): Idle

1 (XTS\_AES\_BUSY): Busy with encryption

2 (XTS\_AES\_DONE): Encryption completed, but the encrypted result is not accessible to SPI

3 (XTS\_AES\_RELEASE): Encrypted result is accessible to SPI

(RO)

**Register 23.9. XTS\_AES\_DATE\_REG (0x005C)**

31	30	29	(reserved)	XTS_AES_DATE	0	Reset
0	0	0x20200111				

**XTS\_AES\_DATE** Version control register. (R/W)

## 24 Random Number Generator (RNG)

### 24.1 Introduction

The ESP32-C6 contains a true random number generator, which generates 32-bit random numbers that can be used for cryptographic operations, among other things.

### 24.2 Features

The random number generator in ESP32-C6 generates true random numbers, which means random numbers generated from a physical process, rather than by means of an algorithm. No number generated within the specified range is more or less likely to appear than any other number.

### 24.3 Functional Description

Every 32-bit value that the system reads from the `LPPERI_RNG_DATA_REG` register of the random number generator is a true random number. These true random numbers are generated based on the **thermal noise** in the system and the **asynchronous clock mismatch**.

- **Thermal noise** comes from the high-speed ADC or SAR ADC or both. Whenever the high-speed ADC or SAR ADC is enabled, bit streams will be generated and fed into the random number generator through an XOR logic gate as random seeds.
- `RC_FAST_CLK` is an **asynchronous clock** source and it increases the RNG entropy by introducing circuit metastability.




Figure 24-1. Noise Source

When there is noise coming from the SAR ADC, the random number generator is fed with a 2-bit entropy in one clock cycle of `RC_FAST_CLK`, which is generated from an internal RC oscillator (see Chapter 7 *Reset and Clock* for details). Thus, it is advisable to read the `LPPERI_RNG_DATA_REG` register at a maximum rate of 1 MHz to obtain the maximum entropy.

When there is noise coming from the high-speed ADC, the random number generator is fed with a 2-bit entropy in one APB clock cycle, which is normally 80 MHz. Thus, it is advisable to read the `LPPERI_RNG_DATA_REG` register at a maximum rate of 5 MHz to obtain the maximum entropy.

A data sample of 2 GB, which is read from the random number generator at a rate of 5 MHz with only the high-speed ADC being enabled, has been tested using the Dieharder Random Number Test suite (version 3.31.1). The sample passed all tests.

## 24.4 Programming Procedure

When using the random number generator, make sure at least either the SAR ADC, high-speed ADC<sup>1</sup>, or RC\_FAST\_CLK<sup>2</sup> is enabled. Otherwise, pseudo-random numbers will be returned.

- SAR ADC can be enabled by using the DIG ADC controller. For details, please refer to Chapter [37 On-Chip Sensor and Analog Signal Processing](#).
- High-speed ADC is enabled automatically when the Wi-Fi or Bluetooth module is enabled.
- RC\_FAST\_CLK is enabled by setting the [RTC\\_CNTL\\_DIG\\_FOSC\\_EN](#) bit in the [RTC\\_CNTL\\_CLK\\_CONF\\_REG](#) register.

### Note:

1. Note that, when the Wi-Fi module is enabled, the value read from the high-speed ADC can be saturated in some extreme cases, which lowers the entropy. Thus, it is advisable to also enable the SAR ADC as the noise source for the random number generator for such cases.
2. Enabling RC\_FAST\_CLK increases the RNG entropy. However, to ensure maximum entropy, it's recommended to always enable an ADC source as well.

When using the random number generator, read the [LPPERI\\_RNG\\_DATA\\_REG](#) register multiple times until sufficient random numbers have been generated. Ensure the rate at which the register is read does not exceed the frequencies described in section [24.3](#) above.


## 24.5 Register Summary

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<a href="#">LPPERI_RNG_DATA_REG</a>	Random number data	0x600B_2808	RO

## 24.6 Register

Register 24.1. LPPERI\_RNG\_DATA\_REG (0x600B\_2808)



**RNG\_DATA** Random number source. (RO)



## 25 UART Controller (UART, LP\_UART, UHCI)

### 25.1 Overview

In embedded system applications, data is required to be transferred in a simple way with minimal system resources. This can be achieved by a Universal Asynchronous Receiver/Transmitter (UART), which flexibly exchanges data with other peripheral devices in full-duplex mode. ESP32-C6 has three UART controllers, including two regular UARTs and one low-power LP UART. These UARTs are compatible with various UART devices, and support Infrared Data Association (IrDA) and RS485 communication.

Each of the two regular UART controllers has a group of registers that function identically. In this chapter, the two regular UART controllers are referred to as UART $n$ , in which  $n$  denotes 0 or 1. LP UART is the cut-down version of regular UART, with a separate group of registers. For differences between UART and LP UART, please refer to Table 25-1.

A UART is a character-oriented data link for asynchronous communication between devices. Such communication does not add clock signals to the data sent. Therefore, in order to communicate successfully, the transmitter and the receiver must operate at the same baud rate with the same stop bit(s) and a parity bit.

A UART data frame usually begins with one start bit, followed by data bits, one parity bit (optional), and one or more stop bits. UART controllers on ESP32-C6 support various lengths of data bits and stop bits. These controllers also support software and hardware flow control as well as GDMA for high-speed data transfer. This allows developers to use multiple UART ports at minimal software cost.

### 25.2 Features

Table 25-1 lists the feature comparison between UART and LP UART:

**Table 25-1. UART and LP UART Feature Comparison**

UART Feature	LP_UART Feature
Programmable baud rate up to 5 MBaud	
132 x 8 bit RAM, shared by TX FIFOs and RX FIFOs of the two UART controllers	20 x 8-bit RAM, shared by the TX FIFO and RX FIFO of LP_UART
Full-duplex asynchronous communication	
Data bits (5 to 8 bits)	
Stop bits (1, 1.5 or 2 bits)	
Parity bit	
Special character AT_CMD detection	
RS485 protocol	—
IrDA protocol	—
High-speed data communication using GDMA	—
Receive timeout	
UART as wake-up source	
Software and hardware flow control	

**Cont'd on next page**

Table 25-1 – cont'd from previous page

UART Feature	LP_UART Feature
Three prescalable clock sources	Two prescalable clock sources
1. APB_CLK	1. XTAL_CLK
2. XTAL_CLK	2. RC_FAST_CLK
3. RC_FAST_CLK	

The following description mainly covers regular UART controllers.

## 25.3 UART Structure




Figure 25-1. UART Structure

Figure 25-1 shows the basic structure of a UART controller. A UART controller works in four clock domains, namely APB\_CLK, AHB\_CLK, UART\_SCLK, and UART\_FCLK. APB\_CLK and AHB\_CLK are synchronized but with different frequencies (APB\_CLK is derived from AHB\_CLK by division), and likewise UART\_SCLK and UART\_FCLK are synchronized but with different frequencies (UART\_SCLK is derived from UART\_FCLK by division). UART\_FCLK has three clock sources: an 80 MHz PLL\_F80M\_CLK, RC\_FAST\_CLK, and external crystal clock XTAL\_CLK (for details, please refer to Chapter 7 *Reset and Clock*), which are selected by configuring `PCR_UARTn_SCLK_SEL`. The selected clock source is divided by a divider to generate UART\_SCLK clock signals. The divisor is configured by `PCR_UARTn_SCLK_DIV_NUM` for the integral part, `PCR_UARTn_SCLK_DIV_A` for the denominator of the fractional part, and `PCR_UARTn_SCLK_DIV_B` for the numerator of the fractional part. The divisor ranges from 1 ~ 256.

A UART controller can be broken down into two parts according to functions: a transmitter and a receiver.

The transmitter contains a TX FIFO (i.e. Tx\_FIFO in Figure 25-1), which buffers data to be sent. Software can write data to Tx\_FIFO via the APB bus, or move data to Tx\_FIFO using GDMA. Tx\_FIFO\_Ctrl controls writing and

reading Tx\_FIFO. When Tx\_FIFO is not empty, Tx\_FSM reads data bits in the data frame via Tx\_FIFO\_Ctrl, and converts them into a bitstream. The levels of output bitstream signal txd\_out can be inverted by configuring the [UART\\_TXD\\_INV](#) field.

The receiver contains an RX FIFO (i.e. Rx\_FIFO in Figure 25-1), which buffers data to be processed. The input bitstream signal rxd\_in is transferred to the UART controller, and its level can be inverted by configuring [UART\\_RXD\\_INV](#) field. Baudrate\_Detect measures the baud rate of input bitstream signal rxd\_in by detecting its minimum pulse width. Start\_Detect detects the start bit in a data frame. If the start bit is detected, Rx\_FSM stores data bits in the data frame into Rx\_FIFO by Rx\_FIFO\_Ctrl. Software can read data from Rx\_FIFO via the APB bus, or receive data using GDMA.

HW\_Flow\_Ctrl controls rxd\_in and txd\_out data flows by standard UART RTS and CTS flow control signals (rtsn\_out and ctsn\_in). SW\_Flow\_Ctrl controls data flows by adding special characters to outgoing data and detecting special characters in incoming data. When a UART controller is Light-sleep mode (see Chapter 3 [Low-Power Management \[to be added later\]](#) for more details), a wake\_up signal can be generated in four ways and sent to RTC, which then wakes up the ESP32-C6 chip. For more information about wakeup, please refer to Section 25.4.8.

## 25.4 Functional Description

### 25.4.1 Clock and Reset

UART controllers are asynchronous. Their register configuration module works in the APB\_CLK domain. TX FIFO and RX FIFO work across the AHB\_CLK and UART\_FCLK domains. The UART RAM control unit works in the UART\_FCLK domain. The UART transmission and reception control module works in the UART\_SCLK domain, i.e. UART Core's clock domain.

When the frequency of the UART\_SCLK is higher than the frequency needed to generate the baud rate, the UART Core can be clocked at a lower frequency by the divider, in order to reduce power consumption. Usually, the UART Core's clock frequency is lower than the APB\_CLK's frequency, and can be divided by the largest divisor when higher than the frequency needed to generate the baud rate. The frequency of the UART Core's clock can also be at most twice higher than the APB\_CLK. The clock for the UART transmitter and the UART receiver can be controlled independently. To enable the clock for the UART transmitter, [UART\\_TX\\_SCLK\\_EN](#) shall be set; to enable the clock for the UART receiver, [UART\\_RX\\_SCLK\\_EN](#) shall be set.

To ensure that the configured register values are synchronized from APB\_CLK domain to the UART Core's clock domain, please follow the procedures in Section 25.5.

To reset the whole UART, please:

- Enable the UART Core's clock by setting [PCR\\_UART \$n\$ \\_CLK\\_EN](#) to 1.
- Write 1 to [PCR\\_UART \$n\$ \\_RST\\_EN](#).
- Clear [PCR\\_UART \$n\$ \\_RST\\_EN](#) to 0.

### 25.4.2 UART FIFO

The two UART controllers on ESP32-C6 instantiate a 256 × 8 bits RAM respectively. They access the RAM via a 4 × 8 bits asynchronous FIFO interface with a fixed address. In other words, two UART controllers have a 132 × 8 bits FIFO in total.

UART0 Tx\_FIFO and UART1 Tx\_FIFO are reset by setting [UART\\_TXFIFO\\_RST](#). UART0 Rx\_FIFO and UART1 Rx\_FIFO are reset by setting [UART\\_RXFIFO\\_RST](#).

Data to be sent is written to TX FIFO via the APB bus or using GDMA, read automatically, and converted from a frame into a bitstream by hardware Tx\_FSM. Data received is converted from a bitstream into a frame by hardware Rx\_FSM, written into RX FIFO, and then stored into RAM via the APB bus or using GDMA. The two UART controllers share one GDMA channel.

The empty signal threshold for Tx\_FIFO is configured by setting [UART\\_TXFIFO\\_EMPTY\\_THRHD](#). When data stored in Tx\_FIFO is less than [UART\\_TXFIFO\\_EMPTY\\_THRHD](#), a UART\_TXFIFO\_EMPTY\_INT interrupt is generated. The full signal threshold for Rx\_FIFO is configured by setting [UART\\_RXFIFO\\_FULL\\_THRHD](#). When data stored in Rx\_FIFO is greater than [UART\\_RXFIFO\\_FULL\\_THRHD](#), a UART\_RXFIFO\_FULL\_INT interrupt is generated. In addition, when Rx\_FIFO receives more data than its capacity, a UART\_RXFIFO\_OVF\_INT interrupt is generated.

UART $n$  can access FIFO via register [UART\\_FIFO\\_REG](#). You can put data into TX FIFO by writing [UART\\_RXFIFO\\_RD\\_BYTE](#), and get data in RX FIFO by reading [UART\\_RXFIFO\\_RD\\_BYTE](#).

### 25.4.3 Baud Rate Generation and Detection

#### 25.4.3.1 Baud Rate Generation

Before a UART controller sends or receives data, the baud rate should be configured by setting corresponding registers. The baud rate generator of a UART controller functions by dividing the input clock source. It can divide the clock source by a fractional amount. The divisor is configured by `UART_CLKDIV_SYNC_REG`:

`UART_CLKDIV` for the integral part, and `UART_CLKDIV_FRAG` for the fractional part. When using the 80 MHz input clock, the UART controller supports a maximum baud rate of 5 Mbaud.

The divisor of the baud rate divider is equal to

$$UART\_CLKDIV + \frac{UART\_CLKDIV\_FRAG}{16}$$

meaning that the final baud rate is equal to

$$\frac{INPUT\_FREQ}{UART\_CLKDIV + \frac{UART\_CLKDIV\_FRAG}{16}}$$

where `INPUT_FREQ` is the frequency of UART Core's source clock. For example, if `UART_CLKDIV` = 694 and `UART_CLKDIV_FRAG` = 7, then the divisor value is

$$694 + \frac{7}{16} = 694.4375$$

When `UART_CLKDIV_FRAG` is 0, the baud rate generator is an integer clock divider where an output pulse is generated every `UART_CLKDIV` input pulses.

When `UART_CLKDIV_FRAG` is not 0, the divider is fractional and the output baud rate clock pulses are not strictly uniform. As shown in Figure 25-2, for every 16 output pulses, the generator divides either (`UART_CLKDIV` + 1) input pulses or `UART_CLKDIV` input pulses per output pulse. A total of `UART_CLKDIV_FRAG` output pulses are generated by dividing (`UART_CLKDIV` + 1) input pulses, and the remaining (16 - `UART_CLKDIV_FRAG`) output pulses are generated by dividing `UART_CLKDIV` input pulses.

The output pulses are interleaved as shown in Figure 25-2 below, to make the output timing more uniform:




Figure 25-2. UART Controllers Division

To support IrDA (see Section 25.4.7 for details), the fractional clock divider for IrDA data transmission generates clock signals divided by  $16 \times \text{UART\_CLKDIV\_SYNC\_REG}$ . This divider works similarly as the one elaborated above: it takes `UART_CLKDIV/16` as the integer value and the lowest four bits of `UART_CLKDIV` as the fractional value.

### 25.4.3.2 Baud Rate Detection

Automatic baud rate detection (Autobaud) on UARTs is enabled by setting `UART_AUTOBAUD_EN`. The Baudrate\_Detect module shown in Figure 25-1 filters any noise whose pulse width is shorter than `UART_GLITCH_FILT`.

Before communication starts, the transmitter could send random data to the receiver for baud rate detection. `UART_LOWPULSE_MIN_CNT` stores the minimum low pulse width, `UART_HIGHPULSE_MIN_CNT` stores the minimum high pulse width, `UART_POSEDGE_MIN_CNT` stores the minimum pulse width between two rising edges, and `UART_NEGEDGE_MIN_CNT` stores the minimum pulse width between two falling edges. These four fields are read by software to determine the transmitter's baud rate.




Figure 25-3. The Timing Diagram of Weak UART Signals Along Falling Edges

The baud rate can be determined in the following three ways:

1. Normally, to avoid sampling erroneous data along rising or falling edges in a metastable state, which results in the inaccuracy of `UART_LOWPULSE_MIN_CNT` or `UART_HIGHPULSE_MIN_CNT`, use a weighted average of these two values to eliminate errors for 1-bit pulses. In this case, the baud rate is calculated as follows:

$$B_{\text{uart}} = \frac{f_{\text{clk}}}{(\text{UART\_LOWPULSE\_MIN\_CNT} + \text{UART\_HIGHPULSE\_MIN\_CNT} + 2)/2}$$

2. If UART signals are weak along falling edges as shown in Figure 25-3, which leads to an inaccurate average of `UART_LOWPULSE_MIN_CNT` and `UART_HIGHPULSE_MIN_CNT`, use `UART_POSEDGE_MIN_CNT` to determine the transmitter's baud rate as follows:

$$B_{\text{uart}} = \frac{f_{\text{clk}}}{(\text{UART\_POSEDGE\_MIN\_CNT} + 1)/2}$$

3. If UART signals are weak along rising edges, use `UART_NEGEDGE_MIN_CNT` to determine the transmitter's baud rate as follows:

$$B_{\text{uart}} = \frac{f_{\text{clk}}}{(\text{UART\_NEGEDGE\_MIN\_CNT} + 1)/2}$$

### 25.4.4 UART Data Frame




Figure 25-4. Structure of UART Data Frame

Figure 25-4 shows the basic structure of a data frame. A frame starts with one start bit, and ends with stop bits which can be 1, 1.5 or 2 bits long, configured by `UART_STOP_BIT_NUM` (in RS485 mode turnaround delay may be added. See details in Section 25.4.6.2). The start bit is logical low, whereas stop bits are logical high.

The actual data length can be anywhere between 5 ~ 8 bit, configured by `UART_BIT_NUM`. When `UART_PARITY_EN` is set, a parity bit is added after data bits. `UART_PARITY` is used to choose even parity or odd parity. When the receiver detects a parity bit error in the data received, a `UART_PARITY_ERR_INT` interrupt is generated, and the data received will still be stored into RX FIFO. When the receiver detects a data frame error, a `UART_FRM_ERR_INT` interrupt is generated, and the data received by default is stored into RX FIFO.

If all data in `Tx_FIFO` has been sent, a `UART_TX_DONE_INT` interrupt is generated. After this, if the `UART_TXD_BRK` bit is set, then the transmitter will enter the Break condition and send several NULL characters in which the TX data line is logical low. The number of NULL characters is configured by `UART_TX_BRK_NUM`. Once the transmitter has sent all NULL characters, a `UART_TX_BRK_DONE_INT` interrupt is generated. The minimum interval between data frames can be configured using `UART_TX_IDLE_NUM`. If the transmitter stays idle for `UART_TX_IDLE_NUM` or more time, a `UART_TX_BRK_IDLE_DONE_INT` interrupt is generated.

The receiver can also detect the Break conditions when the RX data line remains logical low for one NULL character transmission, and a `UART_BRK_DET_INT` interrupt will be triggered to detect that a Break condition has been completed.

The receiver can detect the current bus state through the timeout interrupt `UART_RXFIFO_TOUT_INT`. The `UART_RXFIFO_TOUT_INT` interrupt will be triggered when the bus is in the idle state for more than `UART_RX_TOUT_THRHD` bit time on current baud rate after the receiver has received at least one byte. You can use this interrupt to detect whether all the data from the transmitter has been sent.

### 25.4.5 AT\_CMD Character Structure




Figure 25-5. AT\_CMD Character Structure

Figure 25-5 is the structure of a special character `AT_CMD`. If the receiver constantly receives `AT_CMD_CHAR` and the following conditions are met, a `UART_AT_CMD_CHAR_DET_INT` interrupt is generated.

- The interval between the first AT\_CMD\_CHAR and the last non-AT\_CMD\_CHAR character is at least `UART_PRE_IDLE_NUM` cycles.
- The interval between two AT\_CMD\_CHAR characters is less than `UART_RX_GAP_TOUT` in the unit of baud rate cycles.
- The number of AT\_CMD\_CHAR characters is equal to or greater than `UART_CHAR_NUM`.
- The interval between the last AT\_CMD\_CHAR character and next non-AT\_CMD\_CHAR character is at least `UART_POST_IDLE_NUM` cycles.

Note: Given that the interval between AT\_CMD\_CHAR characters is less than `UART_RX_GAP_TOUT` in the unit of baud rate cycles, the APB\_CLK frequency is suggested not to be lower than 8 MHz.

## 25.4.6 RS485

The two regular UART controllers support RS485 communication mode. In this mode differential signals are used to transmit data, so it can communicate over longer distances at higher bit rates than RS232. RS485 has two-wire half-duplex and four-wire full-duplex options. UART controllers support two-wire half-duplex transmission and bus snooping.

### 25.4.6.1 Driver Control

As shown in Figure 25-6, in a two-wire multidrop network, an external RS485 transceiver is needed for differential to single-ended conversion or the other way around. An RS485 transceiver contains a driver and a receiver. When a UART controller is not in transmitter mode, the connection to the differential line can be broken by disabling the driver. When DE is 1, the driver is enabled; when DE is 0, the driver is disabled.

The UART receiver converts differential signals to single-ended signals via an external receiver. RE is the enable control signal for the receiver. When RE is 0, the receiver is enabled; when RE is 1, the receiver is disabled. If RE is configured as 0, the UART controller is allowed to snoop data on the bus, including the data sent by itself.

DE can be controlled by either software or hardware. To reduce the cost of software, in our design DE is controlled by hardware. As shown in Figure 25-6, DE is connected to `dtrn_out` of UART (please refer to Section 25.4.9.1 for more details).




Figure 25-6. Driver Control Diagram in RS485 Mode

### 25.4.6.2 Turnaround Delay

By default, the two UART controllers work in receiver mode. When a UART controller is switched from transmitter mode to receiver mode, the RS485 protocol requires a turnaround delay of one cycle after the stop bit. The UART transmitter supports adding a turnaround delay of one cycle before the start bit or after the stop bit. When



`UART_DLO_EN` is set, a turnaround delay of one cycle is added before the start bit; when `UART_DL1_EN` is set, a turnaround delay of one cycle is added after the stop bit.

### 25.4.6.3 Bus Snooping

In a two-wire multidrop network, UART controllers support bus snooping if RE of the external RS485 transceiver is 0. By default, a UART controller is not allowed to transmit and receive data simultaneously. If `UART_RS485TX_RX_EN` is set and the external RS485 transceiver is configured as in Figure 25-6, a UART controller may receive data in transmitter mode and snoop the bus. If `UART_RS485RXBY_TX_EN` is set, a UART controller may transmit data in receiver mode.

The two UART controllers can snoop the data sent by themselves. In transmitter mode, when a UART controller monitors a collision between the data sent and the data received, a `UART_RS485_CLASH_INT` is generated; when a UART controller monitors a data frame error, a `UART_RS485_FRM_ERR_INT` interrupt is generated; when a UART controller monitors a polarity error, a `UART_RS485_PARITY_ERR_INT` is generated.

### 25.4.7 IrDA

IrDA protocol consists of three layers, namely the physical layer, the link access protocol, and the link management protocol. The two UART controllers implement IrDA's physical layer. In IrDA encoding, a UART controller supports data rates up to 115.2 kbit/s (SIR, or serial infrared mode). As shown in Figure 25-7, the IrDA encoder converts a non-return to zero code (NRZ) signal to a return to zero inverted code (RZI) signal and sends it to the external driver and infrared LED. This encoder uses modulated signals whose pulse width is 3/16 bits to indicate logic "0", and low levels to indicate logic "1". The IrDA decoder receives signals from the infrared receiver and converts them to NRZ signals. In most cases, the receiver is high when it is idle, and the encoder output polarity is the opposite of the decoder input polarity.

When IrDA function is enabled, one bit is divided into 16 clock cycles. If the bit to be sent is zero, then the 9th, 10th, and 11th clock cycle are high.




Figure 25-7. The Timing Diagram of Encoding and Decoding in SIR mode

The IrDA transceiver is half-duplex, meaning that it cannot send and receive data simultaneously. As shown in

Figure 25-8, IrDA function is enabled by setting `UART_IRDA_EN`. When `UART_IRDA_TX_EN` is set to 1, the IrDA transceiver is enabled to send data and not allowed to receive data; when `UART_IRDA_TX_EN` is reset to 0, the IrDA transceiver is enabled to receive data and not allowed to send data.




Figure 25-8. IrDA Encoding and Decoding Diagram

### 25.4.8 Wake-up

UART can be set as wake-up source. When a UART controller is in Light-sleep mode, a wake\_up signal can be generated in four ways and be sent to the RTC module, which then wakes up ESP32-C6.

- `UART_WK_MODE_SEL = 0`: When all the clocks are disabled, the chip can be woken up by reverting RXD for multiple cycles until the number of rising edges is greater than `UART_ACTIVE_THRESHOLD`.
- `UART_WK_MODE_SEL = 1`: UART Core keeps working, so the UART receiver can still receive data and store the received data in RX FIFO. When the number of data bytes in RX FIFO is greater than `UART_RX_WAKE_UP_THRHD`, the chip can be woken up from the Light-sleep mode.
- `UART_WK_MODE_SEL = 2`: When the UART receiver detects a start bit, the chip will be woken up.
- `UART_WK_MODE_SEL = 3`: When the UART receiver receives a specific character sequence, the chip will be woken up. The wakeup characters can be defined by configuring `UART_WK_CHAR0`, `UART_WK_CHAR1`, `UART_WK_CHAR2`, `UART_WK_CHAR3`, and `UART_WK_CHAR4`. These four characters can be formed into different character sequences by configuring `UART_CHAR_NUM` and `UART_WK_CHAR_MASK`, as shown in Table 25-2. Once the sequence is detected, the chip will be woken up. For the last configuration in Table 25-2, UART will detects for CHAR0 ~ CHAR4 in order.

Table 25-2. UART\_CHAR\_WAKEUP Mode Configuration

UART_CHAR_NAME	UART_WP_CHAR_MASK	Character Sequence
1	0xF	CHAR4
2	0x7	CHAR3/CHAR4
3	0x3	CHAR2/CHAR3/CHAR4
4	0x1	CHAR1/CHAR2/CHAR3/CHAR4
5	0x0	CHAR0/CHAR1/CHAR2/CHAR3/CHAR4

### 25.4.9 Flow Control

UART controllers have two ways to control data flow, namely hardware flow control and software flow control. Hardware flow control is achieved using output signal `rtsn_out` and input signal `ctsn_in`. Software flow control is

achieved by inserting special characters in the data flow sent and detecting special characters in the data flow received.

### 25.4.9.1 Hardware Flow Control





Figure 25-9. Hardware Flow Control Diagram

Figure 25-9 shows the hardware flow control of a UART controller. Hardware flow control uses output signal `rtsn_out` and input signal `dsrn_in`. Figure 25-10 illustrates how these signals are connected between UART on ESP32-C6 (hereinafter referred to as IU0) and the external UART (hereinafter referred to as EU0).

When `rtsn_out` of IU0 is low, EU0 is allowed to send data. When `rtsn_out` of IU0 is high, EU0 is notified to stop sending data until `rtsn_out` of IU0 returns to low. The output signal `rtsn_out` can be controlled in two ways.

- Software control: Enter this mode by clearing `UART_RX_FLOW_EN` to 0. In this mode, the level of `rtsn_out` is changed by configuring `UART_SW_RTS`.
- Hardware control: Enter this mode by setting `UART_RX_FLOW_EN` to 1. In this mode, `rtsn_out` is pulled high when data in `Rx_FIFO` exceeds `UART_RX_FLOW_THRHD`.



**Figure 25-10. Connection between Hardware Flow Control Signals**

When `ctsn_in` of IU0 is low, IU0 is allowed to send data; when `ctsn_in` is high, IU0 is not allowed to send data. When IU0 detects an edge change of `ctsn_in`, a `UART_CTS_CHG_INT` interrupt is generated.

If `dtrn_out` of IU0 is high, it indicates that IU0 is ready to transmit data. `dtrn_out` is generated by configuring the `UART_SW_DTR` field. When the IU0 transmitter detects an edge change of `dsrn_in`, a `UART_DSR_CHG_INT` interrupt is generated. After this interrupt is detected, software can obtain the level of input signal `dsrn_in` by reading `UART_DSRN`. If `dsrn_in` is high, it indicates that EU0 is ready to transmit data.

In a two-wire RS485 multidrop network enabled by setting `UART_RS485_EN`, `dtrn_out` is generated by hardware and used for transmit/receive turnaround. When data transmission starts, `dtrn_out` is pulled high and the external driver is enabled; when data transmission completes, `dtrn_out` is pulled low and the external driver is disabled. Please note that when there is a turnaround delay of one cycle added after the stop bit, `dtrn_out` is pulled low after the delay.

UART loopback test is enabled by setting `UART_LOOPBACK`. In the test, UART output signal `txd_out` is connected to its input signal `rxd_in`, `rtsn_out` is connected to `ctsn_in`, and `dtrn_out` is connected to `dsrn_out`. If the data sent matches the data received, it indicates that UART controllers are working properly.

### 25.4.9.2 Software Flow Control

Instead of CTS/RTS lines, software flow control uses XON/XOFF characters to start or stop data transmission. Such flow control is enabled by setting `UART_SW_FLOW_CON_EN` to 1.

When using software flow control, hardware automatically detects if there are XON/XOFF characters in the data flow received, and generate a `UART_SW_XOFF_INT` or a `UART_SW_XON_INT` interrupt accordingly. If an XOFF character is detected, the transmitter stops data transmission once the current byte has been transmitted; if an XON character is detected, the transmitter starts data transmission. In addition, software can force the transmitter to stop sending data by setting `UART_FORCE_XOFF`, or to start sending data by setting `UART_FORCE_XON`.

Software determines whether to insert flow control characters according to the remaining room in RX FIFO. When `UART_SEND_XOFF` is set, the transmitter sends an XOFF character configured by `UART_XOFF_CHAR` after the current byte in transmission; when `UART_SEND_XON` is set, the transmitter sends an XON character configured by `UART_XON_CHAR` after the current byte in transmission. If the RX FIFO of a UART controller stores more data than `UART_XOFF_THRESHOLD`, `UART_SEND_XOFF` is set by hardware. As a result, the transmitter sends an

XOFF character configured by `UART_XOFF_CHAR` after the current byte in transmission. If the RX FIFO of a UART controller stores less data than `UART_XON_THRESHOLD`, `UART_SEND_XON` is set by hardware. As a result, the transmitter sends an XON character configured by `UART_XON_CHAR` after the current byte in transmission.

In full-duplex mode, when the UART receiver receives an XOFF character, the UART transmitter is not allowed to send any data including XOFF even if the UART receiver receives more data than its threshold. To avoid deadlocks in software flow control or overflow caused thereby, you can set `UART__XON_XOFF_STILL_SEND`. In this way, the UART transmitter can still send an XOFF character when it is not allowed to send any data.

### 25.4.10 GDMA Mode

The two UART controllers on ESP32-C6 share one TX/RX GDMA (general direct memory access) channel via UHCI. In GDMA mode, UART controllers support the decoding and encoding of HCI data packets. The `UHCI_UART $n$ _CE` field determines which UART controller occupies the GDMA TX/RX channel.




Figure 25-11. Data Transfer in GDMA Mode

Figure 25-11 shows how data is transferred using GDMA. Before GDMA receives data, software prepares an inlink. `GDMA_INLINK_ADDR_CH $n$`  points to the first receive descriptor in the inlink. After `GDMA_INLINK_START_CH $n$`  is set, UHCI sends data that UART has received to the decoder. The decoded data is then stored into the RAM pointed by the inlink under the control of GDMA.

Before GDMA sends data, software prepares an outlink and data to be sent. `GDMA_OUTLINK_ADDR_CH $n$`  points to the first transmit descriptor in the outlink. After `GDMA_OUTLINK_START_CH $n$`  is set, GDMA reads data from the RAM pointed by outlink. The data is then encoded by the encoder, and sent sequentially by the UART transmitter.

HCI data packets have separators at the beginning and the end, with data bits in the middle (separators + data bits + separators). The encoder inserts separators in front of and after data bits, and replaces data bits identical to separators with special characters. The decoder removes separators in front of and after data bits, and replaces special characters with separators. There can be more than one continuous separator at the beginning and the end of a data packet. The separator is configured by `UHCI_SEPER_CHAR`, 0xC0 by default. The special character is configured by `UHCI_ESC_SEQ0_CHAR0` (0xDB by default) and `UHCI_ESC_SEQ0_CHAR1` (0xDD by default). When all data has been sent, a `GDMA_OUT_TOTAL_EOF_CH $n$ _INT` interrupt is generated. When all data has been received, a `GDMA_IN_SUC_EOF_CH $n$ _INT` is generated.

### 25.4.11 UART Interrupts

- `UART_AT_CMD_CHAR_DET_INT`: Triggered when the receiver detects an AT\_CMD character.

- `UART_RS485_CLASH_INT`: Triggered when a collision is detected between the transmitter and the receiver in RS485 mode.
- `UART_RS485_FRM_ERR_INT`: Triggered when an error is detected in the data frame sent by the transmitter in RS485 mode.
- `UART_RS485_PARITY_ERR_INT`: Triggered when an error is detected in the parity bit sent by the transmitter in RS485 mode.
- `UART_TX_DONE_INT`: Triggered when all data in the transmitter's TX FIFO has been sent.
- `UART_TX_BRK_IDLE_DONE_INT`: Triggered when the transmitter stays idle for the minimum interval (threshold) after sending the last data bit.
- `UART_TX_BRK_DONE_INT`: Triggered when the transmitter has sent all NULL characters after all data in TX FIFO had been sent.
- `UART_GLITCH_DET_INT`: Triggered when the receiver detects a glitch in the middle of the start bit.
- `UART_SW_XOFF_INT`: Triggered when `UART_SW_FLOW_CON_EN` is set and the receiver receives a XOFF character.
- `UART_SW_XON_INT`: Triggered when `UART_SW_FLOW_CON_EN` is set and the receiver receives a XON character.
- `UART_RXFIFO_TOUT_INT`: Triggered when the receiver takes more time than `UART_RX_TOUT_THRHD` to receive one byte.
- `UART_BRK_DET_INT`: Triggered when the receiver detects a NULL character (i.e. logic 0 for one NULL character transmission) after stop bits.
- `UART_CTS_CHG_INT`: Triggered when the receiver detects an edge change of CTSn signals.
- `UART_DSR_CHG_INT`: Triggered when the receiver detects an edge change of DSRn signals.
- `UART_RXFIFO_OVF_INT`: Triggered when the receiver has received at least one byte, and the bus remains idle for `UART_RX_TOUT_THRHD` bit time.
- `UART_FRM_ERR_INT`: Triggered when the receiver detects a data frame error.
- `UART_PARITY_ERR_INT`: Triggered when the receiver detects a parity error.
- `UART_TXFIFO_EMPTY_INT`: Triggered when TX FIFO stores less data than what `UART_TXFIFO_EMPTY_THRHD` specifies.
- `UART_RXFIFO_FULL_INT`: Triggered when the receiver receives more data than what `UART_RXFIFO_FULL_THRHD` specifies.
- `UART_WAKEUP_INT`: Triggered when UART is woken up.

#### 25.4.12 UHCI Interrupts

- `UHCI_APP_CTRL1_INT`: Triggered when software sets `UHCI_APP_CTRL1_INT_RAW`.
- `UHCI_APP_CTRL0_INT`: Triggered when software sets `UHCI_APP_CTRL0_INT_RAW`.
- `UHCI_OUTLINK_EOF_ERR_INT`: Triggered when an EOF error is detected in a transmit descriptor.
- `UHCI_SEND_A_REG_Q_INT`: Triggered when UHCI has sent a series of short packets using `always_send`.

- UHCI\_SEND\_S\_REG\_Q\_INT: Triggered when UHCI has sent a series of short packets using `single_send`.
- UHCI\_TX\_HUNG\_INT: Triggered when UHCI takes too long to read RAM using a GDMA transmit channel.
- UHCI\_RX\_HUNG\_INT: Triggered when UHCI takes too long to receive data using a GDMA receive channel.
- UHCI\_TX\_START\_INT: Triggered when GDMA detects a separator character.
- UHCI\_RX\_START\_INT: Triggered when a separator character has been sent.

## 25.5 Programming Procedures

### 25.5.1 Register Type

All UART registers are in the APB\_CLK domain.

UART configuration registers can be classified into two groups. One group of registers are read in APB\_CLK or AHB\_CLK domains, so once such registers are configured no extra operations are required. The other group of registers are read in the UART Core's clock domain, and therefore need to implement the clock domain crossing design. Once these registers are configured, the configured values need to be synchronized to the UART Core's clock domain by writing to `UART_REG_UPDATE`. Once all values have been synchronized, `UART_REG_UPDATE` will be automatically cleared by hardware. After configuring registers that need synchronization, it is recommended to check whether `UART_REG_UPDATE` is 0. This is to ensure that register values configured before have already been synchronized.

To distinguish between these two groups of registers easily, all registers that implement the clock domain crossing design have the `_SYNC` suffix, and are put together in Section 25.6. Those without the `_SYNC` suffix in Section 25.6 are configuration registers that require no clock domain crossing.

### 25.5.2 Detailed Steps

Figure 25-12 illustrates the process to program UART controllers, namely initialize UART, configure registers, enable the UART transmitter or receiver, and finish data transmission.




Figure 25-12. UART Programming Procedures

### 25.5.2.1 Initializing UART $n$

To initialize UART $n$ :

- Write 1 to `PCR_UART $n$ _RST_EN`.
- Clear `PCR_UART $n$ _RST_EN`.

### 25.5.2.2 Configuring UART $n$ Communication

To configure UART $n$  communication:

- Wait for `UART_REG_UPDATE` to become 0, which indicates the completion of the last synchronization.
- Select the clock source via `PCR_UART $n$ _SCLK_SEL`.
- Configure divisor of the divider via `PCR_UART $n$ _SCLK_DIV_NUM`, `PCR_UART $n$ _SCLK_DIV_A`, and `PCR_UART $n$ _SCLK_DIV_B`.
- Configure the baud rate for transmission via `UART_CLKDIV` and `UART_CLKDIV_FRAG`.
- Configure data length via `UART_BIT_NUM`.
- Configure odd or even parity check via `UART_PARITY_EN` and `UART_PARITY`.
- Optional steps depending on application ...
- Synchronize the configured values to the Core Clock domain by writing 1 to `UART_REG_UPDATE`.



### 25.5.2.3 Enabling UART $n$

To enable UART $n$  transmitter:

- Configure TX FIFO's empty threshold via [UART\\_TXFIFO\\_EMPTY\\_THRHD](#).
- Disable UART\_TXFIFO\_EMPTY\_INT interrupt by clearing [UART\\_TXFIFO\\_EMPTY\\_INT\\_ENA](#).
- Write data to be sent to [UART\\_RXFIFO\\_RD\\_BYTE](#).
- Clear UART\_TXFIFO\_EMPTY\_INT interrupt by setting [UART\\_TXFIFO\\_EMPTY\\_INT\\_CLR](#).
- Enable UART\_TXFIFO\_EMPTY\_INT interrupt by setting [UART\\_TXFIFO\\_EMPTY\\_INT\\_ENA](#).
- Check [UART\\_TXFIFO\\_EMPTY\\_INT\\_ST](#) and wait for the completion of data transmission.

To enable UART $n$  receiver:

- Configure RX FIFO's full threshold via [UART\\_RXFIFO\\_FULL\\_THRHD](#).
- Enable UART\_RXFIFO\_FULL\_INT interrupt by setting [UART\\_RXFIFO\\_FULL\\_INT\\_ENA](#).
- Check [UART\\_RXFIFO\\_FULL\\_INT\\_ST](#) and wait until the RX FIFO is full.
- Read data from RX FIFO via [UART\\_RXFIFO\\_RD\\_BYTE](#), and obtain the number of bytes received in RX FIFO via [UART\\_RXFIFO\\_CNT](#).

## 25.6 Register Summary

### 25.6.1 UART Register Summary

The addresses in this section are relative to UART Controller base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>FIFO Configuration</b>			
UART_FIFO_REG	FIFO data register	0x0000	RO
UART_TOUT_CONF_SYNC_REG	UART threshold and allocation configuration	0x0064	R/W
<b>UART Interrupt Register</b>			
UART_INT_RAW_REG	Raw interrupt status	0x0004	R/WTC/SS
UART_INT_ST_REG	Masked interrupt status	0x0008	RO
UART_INT_ENA_REG	Interrupt enable bits	0x000C	R/W
UART_INT_CLR_REG	Interrupt clear bits	0x0010	WT
<b>Configuration Register</b>			
UART_CLKDIV_SYNC_REG	Clock divider configuration	0x0014	R/W
UART_RX_FILT_REG	RX filter configuration	0x0018	R/W
UART_CONF0_SYNC_REG	Configuration register 0	0x0020	R/W
UART_CONF1_REG	Configuration register 1	0x0024	R/W
UART_HWFC_CONF_SYNC_REG	Hardware flow control configuration	0x002C	R/W
UART_SLEEP_CONF0_REG	UART sleep configuration register 0	0x0030	R/W
UART_SLEEP_CONF1_REG	UART sleep configuration register 1	0x0034	R/W
UART_SLEEP_CONF2_REG	UART sleep configuration register 2	0x0038	R/W
UART_SWFC_CONF0_SYNC_REG	Software flow control character configuration	0x003C	varies
UART_SWFC_CONF1_REG	Software flow control character configuration	0x0040	R/W
UART_TXBRK_CONF_SYNC_REG	TX break character configuration	0x0044	R/W
UART_IDLE_CONF_SYNC_REG	Frame end idle time configuration	0x0048	R/W
UART_RS485_CONF_SYNC_REG	RS485 mode configuration	0x004C	R/W
UART_CLK_CONF_REG	UART core clock configuration	0x0088	R/W
UART_REG_UPDATE_REG	UART register configuration update	0x0098	R/W/SC
UART_ID_REG	UART ID register	0x009C	R/W
<b>Status Register</b>			
UART_STATUS_REG	UART status register	0x001C	RO
UART_MEM_TX_STATUS_REG	TX FIFO write and read offset address	0x0068	RO
UART_MEM_RX_STATUS_REG	Rx FIFO write and read offset address	0x006C	RO
UART_FSM_STATUS_REG	UART transmit and receive status	0x0070	RO
UART_AFIFO_STATUS_REG	UART asynchronous FIFO status	0x0090	RO
<b>AT Escape Sequence Selection Configuration</b>			
UART_AT_CMD_PRECNT_SYNC_REG	Pre-sequence timing configuration	0x0050	R/W
UART_AT_CMD_POSTCNT_SYNC_REG	Post-sequence timing configuration	0x0054	R/W
UART_AT_CMD_GAPTOOUT_SYNC_REG	Timeout configuration	0x0058	R/W
UART_AT_CMD_CHAR_SYNC_REG	AT escape sequence detection configuration	0x005C	R/W

Name	Description	Address	Access
<b>Autobaud Register</b>			
<a href="#">UART_POSPULSE_REG</a>	Autobaud high pulse register	0x0074	RO
<a href="#">UART_NEGPULSE_REG</a>	Autobaud low pulse register	0x0078	RO
<a href="#">UART_LOWPULSE_REG</a>	Autobaud minimum low pulse duration register	0x007C	RO
<a href="#">UART_HIGHPULSE_REG</a>	Autobaud minimum high pulse duration register	0x0080	RO
<a href="#">UART_RXD_CNT_REG</a>	Autobaud edge change count register	0x0084	RO
<b>Version Register</b>			
<a href="#">UART_DATE_REG</a>	UART version control register	0x008C	R/W

## 25.6.2 LP UART Register Summary

The addresses in this section are relative to LP UART base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>FIFO Configuration</b>			
<a href="#">LP_UART_FIFO_REG</a>	FIFO data register	0x0000	RO
<a href="#">LP_UART_TOUT_CONF_SYNC_REG</a>	LP UART threshold and allocation configuration	0x0064	R/W
<b>LP UART Interrupt Register</b>			
<a href="#">LP_UART_INT_RAW_REG</a>	Raw interrupt status	0x0004	R/WTC/SS
<a href="#">LP_UART_INT_ST_REG</a>	Masked interrupt status	0x0008	RO
<a href="#">LP_UART_INT_ENA_REG</a>	Interrupt enable bits	0x000C	R/W
<a href="#">LP_UART_INT_CLR_REG</a>	Interrupt clear bits	0x0010	WT
<b>Configuration Register</b>			
<a href="#">LP_UART_CLKDIV_SYNC_REG</a>	Clock divider configuration	0x0014	R/W
<a href="#">LP_UART_RX_FILT_REG</a>	RX filter configuration	0x0018	R/W
<a href="#">LP_UART_CONF0_SYNC_REG</a>	Configuration register 0	0x0020	R/W
<a href="#">LP_UART_CONF1_REG</a>	Configuration register 1	0x0024	R/W
<a href="#">LP_UART_HWFC_CONF_SYNC_REG</a>	Hardware flow control configuration	0x002C	R/W
<a href="#">LP_UART_SLEEP_CONF0_REG</a>	LP UART sleep configuration register 0	0x0030	R/W
<a href="#">LP_UART_SLEEP_CONF1_REG</a>	LP UART sleep configuration register 1	0x0034	R/W
<a href="#">LP_UART_SLEEP_CONF2_REG</a>	LP UART sleep configuration register 2	0x0038	R/W
<a href="#">LP_UART_SWFC_CONF0_SYNC_REG</a>	Software flow control character configuration	0x003C	varies
<a href="#">LP_UART_SWFC_CONF1_REG</a>	Software flow control character configuration	0x0040	R/W
<a href="#">LP_UART_TXBRK_CONF_SYNC_REG</a>	TX break character configuration	0x0044	R/W
<a href="#">LP_UART_IDLE_CONF_SYNC_REG</a>	Frame end idle time configuration	0x0048	R/W
<a href="#">LP_UART_DELAY_CONF_SYNC_REG</a>	Delay bit configuration	0x004C	R/W
<a href="#">LP_UART_CLK_CONF_REG</a>	LP UART core clock configuration	0x0088	R/W
<a href="#">LP_UART_REG_UPDATE_REG</a>	LP UART register configuration update register	0x0098	R/W/SC
<a href="#">LP_UART_ID_REG</a>	LP UART ID register	0x009C	R/W
<b>Status Register</b>			
<a href="#">LP_UART_STATUS_REG</a>	LP UART status register	0x001C	RO
<a href="#">LP_UART_MEM_TX_STATUS_REG</a>	TX FIFO write and read offset address	0x0068	RO

Name	Description	Address	Access
LP_UART_MEM_RX_STATUS_REG	RX FIFO write and read offset address	0x006C	RO
LP_UART_FSM_STATUS_REG	LP UART transmit and receive status	0x0070	RO
LP_UART_AFIFO_STATUS_REG	LP UART asynchronous FIFO Status	0x0090	RO
<b>AT Escape Sequence Selection Configuration</b>			
LP_UART_AT_CMD_PRECNT_SYNC_REG	Pre-sequence timing configuration	0x0050	R/W
LP_UART_AT_CMD_POSTCNT_SYNC_REG	Post-sequence timing configuration	0x0054	R/W
LP_UART_AT_CMD_GAPTOOUT_SYNC_REG	Timeout configuration	0x0058	R/W
LP_UART_AT_CMD_CHAR_SYNC_REG	AT escape sequence detection configuration	0x005C	R/W
<b>Version Register</b>			
LP_UART_DATE_REG	LP UART version register	0x008C	R/W

### 25.6.3 UHCI Register Summary

The addresses in this section are relative to UHCI base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Configuration Register</b>			
UHCI_CONF0_REG	UHCI configuration register	0x0000	R/W
UHCI_CONF1_REG	UHCI configuration register	0x0014	varies
UHCI_ESCAPE_CONF_REG	Escape character configuration	0x0020	R/W
UHCI_HUNG_CONF_REG	Timeout configuration	0x0024	R/W
UHCI_ACK_NUM_REG	UHCI ACK number configuration	0x0028	varies
UHCI_QUICK_SENT_REG	UHCI quick send configuration register	0x0030	varies
UHCI_REG_Q0_WORD0_REG	Q0 WORD0 quick send register	0x0034	R/W
UHCI_REG_Q0_WORD1_REG	Q0 WORD1 quick send register	0x0038	R/W
UHCI_REG_Q1_WORD0_REG	Q1 WORD0 quick send register	0x003C	R/W
UHCI_REG_Q1_WORD1_REG	Q1 WORD1 quick send register	0x0040	R/W
UHCI_REG_Q2_WORD0_REG	Q2 WORD0 quick send register	0x0044	R/W
UHCI_REG_Q2_WORD1_REG	Q2 WORD1 quick send register	0x0048	R/W
UHCI_REG_Q3_WORD0_REG	Q3 WORD0 quick send register	0x004C	R/W
UHCI_REG_Q3_WORD1_REG	Q3 WORD1 quick send register	0x0050	R/W
UHCI_REG_Q4_WORD0_REG	Q4 WORD0 quick send register	0x0054	R/W
UHCI_REG_Q4_WORD1_REG	Q4 WORD1 quick send register	0x0058	R/W
UHCI_REG_Q5_WORD0_REG	Q5 WORD0 quick send register	0x005C	R/W
UHCI_REG_Q5_WORD1_REG	Q5 WORD1 quick send register	0x0060	R/W
UHCI_REG_Q6_WORD0_REG	Q6 WORD0 quick send register	0x0064	R/W
UHCI_REG_Q6_WORD1_REG	Q6 WORD1 quick register	0x0068	R/W
UHCI_ESC_CONF0_REG	Escape sequence configuration register 0	0x006C	R/W
UHCI_ESC_CONF1_REG	Escape sequence configuration register 1	0x0070	R/W
UHCI_ESC_CONF2_REG	Escape sequence configuration register 2	0x0074	R/W
UHCI_ESC_CONF3_REG	Escape sequence configuration register 3	0x0078	R/W
UHCI_PKT_THRES_REG	Configuration register for packet length	0x007C	R/W


Name	Description	Address	Access
<b>UHCI Interrupt Register</b>			
<a href="#">UHCI_INT_RAW_REG</a>	Raw interrupt status	0x0004	varies
<a href="#">UHCI_INT_ST_REG</a>	Masked interrupt status	0x0008	RO
<a href="#">UHCI_INT_ENA_REG</a>	Interrupt enable bits	0x000C	R/W
<a href="#">UHCI_INT_CLR_REG</a>	Interrupt clear bits	0x0010	WT
<b>UHCI Status Register</b>			
<a href="#">UHCI_STATE0_REG</a>	UHCI receive status	0x0018	RO
<a href="#">UHCI_STATE1_REG</a>	UHCI transmit status	0x001C	RO
<a href="#">UHCI_RX_HEAD_REG</a>	UHCI packet header register	0x002C	RO
<b>Version Register</b>			
<a href="#">UHCI_DATE_REG</a>	UHCI version control register	0x0080	R/W

## 25.7 Registers

### 25.7.1 UART Registers


The addresses in this section are relative to UART Controller base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 25.1. UART\_FIFO\_REG (0x0000)**



**UART\_RXFIFO\_RD\_BYTE** Represents the data UART *n* read from FIFO.  
Measurement unit: byte. (RO)

**Register 25.2. UART\_TOUT\_CONF\_SYNC\_REG (0x0064)**



**UART\_RX\_TOUT\_EN** Configures whether or not to enable UART receiver’s timeout function.  
0: Disable  
1: Enable  
(R/W)

**UART\_RX\_TOUT\_THRHD** Configures the amount of time that the bus can remain idle before timeout.  
Measurement unit: bit time (the time to transmit 1 bit). (R/W)

**Register 25.3. UART\_INT\_RAW\_REG (0x0004)**

31	(reserved)																			20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0			

**UART\_RXFIFO\_FULL\_INT\_RAW** The raw interrupt status of UART\_RXFIFO\_FULL\_INT. (R/WTC/SS)

**UART\_TXFIFO\_EMPTY\_INT\_RAW** The raw interrupt status of UART\_TXFIFO\_EMPTY\_INT. (R/WTC/SS)

**UART\_PARITY\_ERR\_INT\_RAW** The raw interrupt status of UART\_PARITY\_ERR\_INT. (R/WTC/SS)

**UART\_FRM\_ERR\_INT\_RAW** The raw interrupt status of UART\_FRM\_ERR\_INT. (R/WTC/SS)

**UART\_RXFIFO\_OVF\_INT\_RAW** The raw interrupt status of UART\_RXFIFO\_OVF\_INT. (R/WTC/SS)

**UART\_DSR\_CHG\_INT\_RAW** The raw interrupt status of UART\_DSR\_CHG\_INT. (R/WTC/SS)

**UART\_CTS\_CHG\_INT\_RAW** The raw interrupt status of UART\_CTS\_CHG\_INT. (R/WTC/SS)

**UART\_BRK\_DET\_INT\_RAW** The raw interrupt status of UART\_BRK\_DET\_INT. (R/WTC/SS)

**UART\_RXFIFO\_TOUT\_INT\_RAW** The raw interrupt status of UART\_RXFIFO\_TOUT\_INT. (R/WTC/SS)

**UART\_SW\_XON\_INT\_RAW** The raw interrupt status of UART\_SW\_XON\_INT. (R/WTC/SS)

**UART\_SW\_XOFF\_INT\_RAW** UART\_SW\_XOFF\_INT. (R/WTC/SS)

**UART\_GLITCH\_DET\_INT\_RAW** The raw interrupt status of UART\_GLITCH\_DET\_INT. (R/WTC/SS)

**UART\_TX\_BRK\_DONE\_INT\_RAW** The raw interrupt status of UART\_TX\_BRK\_DONE\_INT. (R/WTC/SS)

**UART\_TX\_BRK\_IDLE\_DONE\_INT\_RAW** The raw interrupt status of UART\_TX\_BRK\_IDLE\_DONE\_INT. (R/WTC/SS)

**UART\_TX\_DONE\_INT\_RAW** The raw interrupt status of UART\_TX\_DONE\_INT. (R/WTC/SS)

**UART\_RS485\_PARITY\_ERR\_INT\_RAW** The raw interrupt status of UART\_RS485\_PARITY\_ERR\_INT. (R/WTC/SS)

**UART\_RS485\_FRM\_ERR\_INT\_RAW** The raw interrupt status of UART\_RS485\_FRM\_ERR\_INT. (R/WTC/SS)

Continued on the next page...

**Register 25.3. UART\_INT\_RAW\_REG (0x0004)**

Continued from the previous page...

**UART\_RS485\_CLASH\_INT\_RAW** The raw interrupt status of UART\_RS485\_CLASH\_INT.  
(R/WTC/SS)

**UART\_AT\_CMD\_CHAR\_DET\_INT\_RAW** The raw interrupt status of  
UART\_AT\_CMD\_CHAR\_DET\_INT. (R/WTC/SS)

**UART\_WAKEUP\_INT\_RAW** The raw interrupt status of UART\_WAKEUP\_INT. (R/WTC/SS)



## Register 25.4. UART\_INT\_ST\_REG (0x0008)

31	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset

**UART\_RXFIFO\_FULL\_INT\_ST** The masked interrupt status of UART\_RXFIFO\_FULL\_INT. (RO)

**UART\_TXFIFO\_EMPTY\_INT\_ST** The masked interrupt status of UART\_TXFIFO\_EMPTY\_INT. (RO)

**UART\_PARITY\_ERR\_INT\_ST** The masked interrupt status of UART\_PARITY\_ERR\_INT. (RO)

**UART\_FRM\_ERR\_INT\_ST** The masked interrupt status of UART\_FRM\_ERR\_INT. (RO)

**UART\_RXFIFO\_OVF\_INT\_ST** The masked interrupt status of UART\_RXFIFO\_OVF\_INT. (RO)

**UART\_DSR\_CHG\_INT\_ST** The masked interrupt status of UART\_DSR\_CHG\_INT. (RO)

**UART\_CTS\_CHG\_INT\_ST** The masked interrupt status of UART\_CTS\_CHG\_INT. (RO)

**UART\_BRK\_DET\_INT\_ST** The masked interrupt status of UART\_BRK\_DET\_INT. (RO)

**UART\_RXFIFO\_TOUT\_INT\_ST** The masked interrupt status of UART\_RXFIFO\_TOUT\_INT. (RO)

**UART\_SW\_XON\_INT\_ST** The masked interrupt status of UART\_SW\_XON\_INT. (RO)

**UART\_SW\_XOFF\_INT\_ST** The masked interrupt status of UART\_SW\_XOFF\_INT. (RO)

**UART\_GLITCH\_DET\_INT\_ST** The masked interrupt status of UART\_GLITCH\_DET\_INT. (RO)

**UART\_TX\_BRK\_DONE\_INT\_ST** The masked interrupt status of UART\_TX\_BRK\_DONE\_INT. (RO)

**UART\_TX\_BRK\_IDLE\_DONE\_INT\_ST** The masked interrupt status of UART\_TX\_BRK\_IDLE\_DONE\_INT. (RO)

**UART\_TX\_DONE\_INT\_ST** The masked interrupt status of UART\_TX\_DONE\_INT. (RO)

**UART\_RS485\_PARITY\_ERR\_INT\_ST** The masked interrupt status of UART\_RS485\_PARITY\_ERR\_INT. (RO)

**UART\_RS485\_FRM\_ERR\_INT\_ST** The masked interrupt status of UART\_RS485\_FRM\_ERR\_INT. (RO)

**UART\_RS485\_CLASH\_INT\_ST** The masked interrupt status of UART\_RS485\_CLASH\_INT. (RO)

**UART\_AT\_CMD\_CHAR\_DET\_INT\_ST** The masked interrupt status of UART\_AT\_CMD\_CHAR\_DET\_INT. (RO)


**UART\_WAKEUP\_INT\_ST** The masked interrupt status of UART\_WAKEUP\_INT. (RO)

**Register 25.5. UART\_INT\_ENA\_REG (0x000C)**

31	(reserved)												UART_WAKEUP_INT_ENA UART_AT_CMD_CHAR_DET_INT_ENA UART_RS485_CLASH_INT_ENA UART_RS485_FRM_ERR_INT_ENA UART_RS485_PARITY_ERR_INT_ENA UART_TX_DONE_INT_ENA UART_TX_BRK_IDLE_DONE_INT_ENA UART_GLITCH_DET_INT_ENA UART_SW_XOFF_INT_ENA UART_SW_XON_INT_ENA UART_RXFIFO_TOUT_INT_ENA UART_BRK_DET_INT_ENA UART_CTS_CHG_INT_ENA UART_DSR_CHG_INT_ENA UART_RXFIFO_OVF_INT_ENA UART_FRM_ERR_INT_ENA UART_PARITY_ERR_INT_ENA UART_TXFIFO_EMPTY_INT_ENA UART_RXFIFO_FULL_INT_ENA																		
20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reset										
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0									


- UART\_RXFIFO\_FULL\_INT\_ENA** Write 1 to enable UART\_RXFIFO\_FULL\_INT. (R/W)
- UART\_TXFIFO\_EMPTY\_INT\_ENA** Write 1 to enable UART\_TXFIFO\_EMPTY\_INT. (R/W)
- UART\_PARITY\_ERR\_INT\_ENA** Write 1 to enable UART\_PARITY\_ERR\_INT. (R/W)
- UART\_FRM\_ERR\_INT\_ENA** Write 1 to enable UART\_FRM\_ERR\_INT. (R/W)
- UART\_RXFIFO\_OVF\_INT\_ENA** Write 1 to enable UART\_RXFIFO\_OVF\_INT. (R/W)
- UART\_DSR\_CHG\_INT\_ENA** Write 1 to enable UART\_DSR\_CHG\_INT. (R/W)
- UART\_CTS\_CHG\_INT\_ENA** Write 1 to enable UART\_CTS\_CHG\_INT. (R/W)
- UART\_BRK\_DET\_INT\_ENA** Write 1 to enable UART\_BRK\_DET\_INT. (R/W)
- UART\_RXFIFO\_TOUT\_INT\_ENA** Write 1 to enable UART\_RXFIFO\_TOUT\_INT. (R/W)
- UART\_SW\_XON\_INT\_ENA** Write 1 to enable UART\_SW\_XON\_INT.(R/W)
- UART\_SW\_XOFF\_INT\_ENA** Write 1 to enable UART\_SW\_XOFF\_INT. (R/W)
- UART\_GLITCH\_DET\_INT\_ENA** Write 1 to enable UART\_GLITCH\_DET\_INT. (R/W)
- UART\_TX\_BRK\_DONE\_INT\_ENA** Write 1 to enable UART\_TX\_BRK\_DONE\_INT. (R/W)
- UART\_TX\_BRK\_IDLE\_DONE\_INT\_ENA** Write 1 to enable UART\_TX\_BRK\_IDLE\_DONE\_INT. (R/W)
- UART\_TX\_DONE\_INT\_ENA** Write 1 to enable UART\_TX\_DONE\_INT. (R/W)
- UART\_RS485\_PARITY\_ERR\_INT\_ENA** Write 1 to enable UART\_RS485\_PARITY\_ERR\_INT. (R/W)
- UART\_RS485\_FRM\_ERR\_INT\_ENA** Write 1 to enable UART\_RS485\_FRM\_ERR\_INT. (R/W)
- UART\_RS485\_CLASH\_INT\_ENA** Write 1 to enable UART\_RS485\_CLASH\_INT. (R/W)
- UART\_AT\_CMD\_CHAR\_DET\_INT\_ENA** Write 1 to enable UART\_AT\_CMD\_CHAR\_DET\_INT. (R/W)
- UART\_WAKEUP\_INT\_ENA** Write 1 to enable UART\_WAKEUP\_INT. (R/W)

**Register 25.6. UART\_INT\_CLR\_REG (0x0010)**



- UART\_RXFIFO\_FULL\_INT\_CLR** Write 1 to clear UART\_RXFIFO\_FULL\_INT. (WT)
- UART\_TXFIFO\_EMPTY\_INT\_CLR** Write 1 to clear UART\_TXFIFO\_EMPTY\_INT. (WT)
- UART\_PARITY\_ERR\_INT\_CLR** Write 1 to clear UART\_PARITY\_ERR\_INT. (WT)
- UART\_FRM\_ERR\_INT\_CLR** Write 1 to clear UART\_FRM\_ERR\_INT. (WT)
- UART\_RXFIFO\_OVF\_INT\_CLR** Write 1 to clear UART\_RXFIFO\_OVF\_INT. (WT)
- UART\_DSR\_CHG\_INT\_CLR** Write 1 to clear UART\_DSR\_CHG\_INT. (WT)
- UART\_CTS\_CHG\_INT\_CLR** Write 1 to clear UART\_CTS\_CHG\_INT. (WT)
- UART\_BRK\_DET\_INT\_CLR** Write 1 to clear UART\_BRK\_DET\_INT. (WT)
- UART\_RXFIFO\_TOUT\_INT\_CLR** Write 1 to clear UART\_RXFIFO\_TOUT\_INT. (WT)
- UART\_SW\_XON\_INT\_CLR** Write 1 to clear UART\_SW\_XON\_INT. (WT)
- UART\_SW\_XOFF\_INT\_CLR** Write 1 to clear UART\_SW\_XOFF\_INT. (WT)
- UART\_GLITCH\_DET\_INT\_CLR** Write 1 to clear UART\_GLITCH\_DET\_INT. (WT)
- UART\_TX\_BRK\_DONE\_INT\_CLR** Write 1 to clear UART\_TX\_BRK\_DONE\_INT. (WT)
- UART\_TX\_BRK\_IDLE\_DONE\_INT\_CLR** Write 1 to clear UART\_TX\_BRK\_IDLE\_DONE\_INT. (WT)
- UART\_TX\_DONE\_INT\_CLR** Write 1 to clear UART\_TX\_DONE\_INT. (WT)
- UART\_RS485\_PARITY\_ERR\_INT\_CLR** Write 1 to clear UART\_RS485\_PARITY\_ERR\_INT. (WT)
- UART\_RS485\_FRM\_ERR\_INT\_CLR** Write 1 to clear UART\_RS485\_FRM\_ERR\_INT. (WT)
- UART\_RS485\_CLASH\_INT\_CLR** Write 1 to clear UART\_RS485\_CLASH\_INT. (WT)
- UART\_AT\_CMD\_CHAR\_DET\_INT\_CLR** Write 1 to clear UART\_AT\_CMD\_CHAR\_DET\_INT. (WT)
- UART\_WAKEUP\_INT\_CLR** Write 1 to clear UART\_WAKEUP\_INT. (WT)


**Register 25.7. UART\_CLKDIV\_SYNC\_REG (0x0014)**



**UART\_CLKDIV** Configures the integral part of the divisor for baud rate generation. (R/W)

**UART\_CLKDIV\_FRAG** Configures the fractional part of the divisor for baud rate generation. (R/W)

**Register 25.8. UART\_RX\_FILT\_REG (0x0018)**



**UART\_GLITCH\_FILT** Configures the width of a pulse to be filtered.

Measurement unit: UART Core's clock cycle.

Pulses whose width is lower than this value will be ignored. (R/W)

**UART\_GLITCH\_FILT\_EN** Configures whether or not to enable RX signal filter.

0: Disable

1: Enable(R/W)

**Register 25.9. UART\_CONF0\_SYNC\_REG (0x0020)**

	(reserved)		UART_TXFIFO_RST	UART_RXFIFO_RST	UART_SW_RST	UART_MEM_CLK_EN	UART_AUTOBAUD_EN	UART_ERR_WDR_MASK	UART_DIS_RX_DAT_INV	UART_TXD_INV	UART_RXD_INV	UART_IRDA_EN	UART_TX_FLOW_EN	UART_LOOPBACK	UART_IRDA_RX_INV	UART_IRDA_TX_INV	UART_IRDA_WCTL	UART_IRDA_TX_EN	UART_IRDA_DPLX	UART_TXD_BRK	UART_STOP_BIT_NUM	UART_BIT_NUM	UART_PARITY_EN	UART_PARITY		
31		24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	3	0	0	Reset

**UART\_PARITY** Configures the parity check mode.

- 0: Even parity
  - 1: Odd parity
- (R/W)

**UART\_PARITY\_EN** Configures whether or not to enable UART parity check.

- 0: Disable
  - 1: Enable
- (R/W)

**UART\_BIT\_NUM** Configures the number of data bits.

- 0: 5 bits
  - 1: 6 bits
  - 2: 7 bits
  - 3: 8 bits
- (R/W)

**UART\_STOP\_BIT\_NUM** Configures the number of stop bits.

- 0: Invalid. No effect
  - 1: 1 bit
  - 2: 1.5 bits
  - 3: 2 bits
- (R/W)

**UART\_TXD\_BRK** Configures whether or not to send NULL characters when finishing data transmission.

- 0: Not send
  - 1: Send
- (R/W)

**UART\_IRDA\_DPLX** Configures whether or not to enable IrDA loopback test.

- 0: Disable
  - 1: Enable
- (R/W)

**UART\_IRDA\_TX\_EN** Configures whether or not to enable the IrDA transmitter.

- 0: Disable
  - 1: Enable
- (R/W)

Continued on the next page...

**Register 25.9. UART\_CONF0\_SYNC\_REG (0x0020)**

Continued from the previous page...

**UART\_IRDA\_WCTL** Configures the 11th bit of the IrDA transmitter.

0: This bit is 0.

1: This bit is the same as the 10th bit.

(R/W)

**UART\_IRDA\_TX\_INV** Configures whether or not to invert the level of the IrDA transmitter.

0: Not invert

1: Invert

(R/W)

**UART\_IRDA\_RX\_INV** Configures whether or not to invert the level of the IrDA receiver.

0: Not invert

1: Invert

(R/W)

**UART\_LOOPBACK** Configures whether or not to enable UART loopback test.

0: Disable

1: Enable

(R/W)

**UART\_TX\_FLOW\_EN** Configures whether or not to enable flow control for the transmitter.

0: Disable

1: Enable

(R/W)

**UART\_IRDA\_EN** Configures whether or not to enable IrDA protocol.

0: Disable

1: Enable

(R/W)

**UART\_RXD\_INV** Configures whether or not to invert the level of UART RXD signal.

0: Not invert

1: Invert

(R/W)

**UART\_TXD\_INV** Configures whether or not to invert the level of UART TXD signal.

0: Not invert

1: Invert

(R/W)

**UART\_DIS\_RX\_DAT\_OVF** Configures whether or not to disable data overflow detection for the UART receiver.

0: Enable

1: Disable

(R/W)

Continued on the next page...

**Register 25.9. UART\_CONF0\_SYNC\_REG (0x0020)**

Continued from the previous page...

**UART\_ERR\_WR\_MASK** Configures whether or not to store the received data with errors into FIFO.

- 0: Store
  - 1: Not store
- (R/W)

**UART\_AUTOBAUD\_EN** Configures whether or not to enable baud rate detection.

- 0: Disable
  - 1: Enable
- (R/W)

**UART\_MEM\_CLK\_EN** Configures whether or not to enable clock gating for UART memory.

- 0: Disable
  - 1: Enable
- (R/W)

**UART\_SW\_RTS** Configures the RTS signal used in software flow control.

- 0: The UART transmitter is allowed to send data.
  - 1: The UART transmitter is not allowed to send data.
- (R/W)

**UART\_RXFIFO\_RST** Configures whether or not to reset the UART RX FIFO.

- 0: Not reset
  - 1: Reset
- (R/W)

**UART\_TXFIFO\_RST** Configures whether or not to reset the UART TX FIFO.

- 0: Not reset
  - 1: Reset
- (R/W)

**Register 25.10. UART\_CONF1\_REG (0x0024)**

(reserved)										UART_CLK_EN UART_SW_DTR UART_DTR_INV UART_RTS_INV UART_DSR_INV UART_CTS_INV							UART_TXFIFO_EMPTY_THRHD		UART_RXFIFO_FULL_THRHD				
31											22	21	20	19	18	17	16	15			8	7	0
0 0 0 0 0 0 0 0 0 0										0 0 0 0 0 0 0							0x60		0x60		Reset		

**UART\_RXFIFO\_FULL\_THRHD** Configures the threshold for RX FIFO being full.

Measurement unit: byte. (R/W)

**UART\_TXFIFO\_EMPTY\_THRHD** Configures the threshold for TX FIFO being empty.

Measurement unit: byte. (R/W)

**UART\_CTS\_INV** Configures whether or not to invert the level of UART CTS signal.

0: Not invert

1: Invert

(R/W)

**UART\_DSR\_INV** Configures whether or not to invert the level of UART DSR signal.

0: Not invert

1: Invert

(R/W)

**UART\_RTS\_INV** Configures whether or not to invert the level of UART RTS signal.

0: Not invert

1: Invert

(R/W)

**UART\_DTR\_INV** Configures whether or not to invert the level of UART DTR signal.

0: Not invert

1: Invert

(R/W)

**UART\_SW\_DTR** Configures the DTR signal used in software flow control.

0: Data to be transmitted is not ready.

1: Data to be transmitted is ready.

(R/W)

**UART\_CLK\_EN** Configures clock gating.

0: Support clock only when the application writes registers.

1: Always force the clock on for registers.

(R/W)





**Register 25.14. UART\_SLEEP\_CONF2\_REG (0x0038)**

(reserved)				UART_WK_MODE_SEL		UART_WK_CHAR_MASK		UART_WK_CHAR_NUM		UART_RX_WAKE_UP_THRHD		UART_ACTIVE_THRESHOLD	
31	28	27	26	25	21	20	18	17	10	9			
0	0	0	0	0	0x0	0x5	1		0xf0				Reset

**UART\_ACTIVE\_THRESHOLD** Configures the number of RXD edge changes to wake up the chip in wakeup mode 0. (R/W)

**UART\_RX\_WAKE\_UP\_THRHD** Configures the number of received data bytes to wake up the chip in wakeup mode 1. (R/W)

**UART\_WK\_CHAR\_NUM** Configures the number of wakeup characters. (R/W)

**UART\_WK\_CHAR\_MASK** Configures whether or not to mask wakeup characters.

0: Not mask

1: Mask

(R/W)

**UART\_WK\_MODE\_SEL** Configures which wakeup mode to select.

0: Mode 0

1: Mode 1

2: Mode 2

3: Mode 3

(R/W)

## Register 25.15. UART\_SWFC\_CONF0\_SYNC\_REG (0x003C)

(reserved)										UART_SEND_XOFF										UART_SEND_XON										UART_FORCE_XOFF										UART_FORCE_XON										UART_SW_FLOW_CON_EN										UART_XON_XOFF_STILL_SEND										UART_XOFF_CHAR										UART_XON_CHAR									
31									23	22	21	20	19	18	17	16	15									8	7									0																																																					
0										0										0x13										0x11										Reset																																																	

**UART\_XON\_CHAR** Configures the XON character for flow control. (R/W)

**UART\_XOFF\_CHAR** Configures the XOFF character for flow control. (R/W)

**UART\_XON\_XOFF\_STILL\_SEND** Configures whether the UART transmitter can send XON or XOFF characters when it is disabled.

0: Cannot send

1: Can send

(R/W)

**UART\_SW\_FLOW\_CON\_EN** Configures whether or not to enable software flow control.

0: Disable

1: Enable

(R/W)

**UART\_XONOFF\_DEL** Configures whether or not to remove flow control characters from the received data.

0: Not move

1: Move

(R/W)

**UART\_FORCE\_XON** Configures whether the transmitter continues to sending data.

0: Not send

1: Send

(R/W)

**UART\_FORCE\_XOFF** Configures whether or not to stop the transmitter from sending data.

0: Not stop

1: Stop

(R/W)

**UART\_SEND\_XON** Configures whether or not to send XON characters.

0: Not send

1: Send

(R/W/SS/SC)

**UART\_SEND\_XOFF** Configures whether or not to send XOFF characters.

0: Not send

1: Send

(R/W/SS/SC)

**Register 25.16. UART\_SWFC\_CONF1\_REG (0x0040)**

(reserved)																UART_XOFF_THRESHOLD								UART_XON_THRESHOLD										
31																16	15								8	7								0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																0xe0								0x0								Reset		

**UART\_XON\_THRESHOLD** Configures the threshold for data in RX FIFO to send XON characters in software flow control.

Measurement unit: byte. (R/W)

**UART\_XOFF\_THRESHOLD** Configures the threshold for data in RX FIFO to send XOFF characters in software flow control.

Measurement unit: byte. (R/W)

**Register 25.17. UART\_TXBRK\_CONF\_SYNC\_REG (0x0044)**

(reserved)																UART_TX_BRK_NUM									
31																8	7								0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																0xa								Reset	

**UART\_TX\_BRK\_NUM** Configures the number of NULL characters to be sent after finishing data transmission.

Valid only when UART\_TXD\_BRK is 1. (R/W)

**Register 25.18. UART\_IDLE\_CONF\_SYNC\_REG (0x0048)**

(reserved)																UART_TX_IDLE_NUM								UART_RX_IDLE_THRHD										
31																20	19								10	9								0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																0x100								0x100								Reset		

**UART\_RX\_IDLE\_THRHD** Configures the threshold to generate a frame end signal when the receiver takes more time to receive one data byte data.

Measurement unit: bit time (the time to transmit 1 bit). (R/W)

**UART\_TX\_IDLE\_NUM** Configures the interval between two data transfers.

Measurement unit: bit time (the time to transmit 1 bit). (R/W)



**Register 25.20. UART\_CLK\_CONF\_REG (0x0088)**

(reserved)				UART_RX_RST_CORE UART_TX_RST_CORE UART_RX_SCLK_EN UART_TX_SCLK_EN				(reserved)				
31	28	27	26	25	24	23					0	
0	0	0	0	0	0	1	1	0				Reset

**UART\_TX\_SCLK\_EN** Configures whether or not to enable UART TX clock.

0: Disable

1: Enable

(R/W)

**UART\_RX\_SCLK\_EN** Configures whether or not to enable UART RX clock.

0: Disable

1: Enable

(R/W)

**UART\_TX\_RST\_CORE** Write 1 and then write 0 to reset UART TX. (R/W)

**UART\_RX\_RST\_CORE** Write 1 and then write 0 to reset UART RX. (R/W)

**Register 25.21. UART\_STATUS\_REG (0x001C)**

UART_TXD UART_RTSN UART_DTRN				(reserved)				UART_TXFIFO_CNT				UART_RXD UART_CTSN UART_DSRN				(reserved)				UART_RXFIFO_CNT											
31	30	29	28					24	23					16	15	14	13	12					8	7					0		
1	1	1	0	0	0	0	0	0	0				0				1	1	0	0	0	0	0	0	0	0				0	Reset

**UART\_RXFIFO\_CNT** Represents the number of valid data bytes in RX FIFO. (RO)

**UART\_DSRN** Represents the level of the internal UART DSR signal. (RO)

**UART\_CTSN** Represents the level of the internal UART CTS signal. (RO)

**UART\_RXD** Represents the level of the internal UART RXD signal. (RO)


**UART\_TXFIFO\_CNT** Represents the number of valid data bytes in TX FIFO. (RO)

**UART\_DTRN** Represents the level of the internal UART DTR signal. (RO)

**UART\_RTSN** Represents the level of the internal UART RTS signal. (RO)

**UART\_TXD** Represents the level of the internal UART TXD signal. (RO)


**Register 25.22. UART\_MEM\_TX\_STATUS\_REG (0x0068)**



**UART\_TX\_SRAM\_WADDR** Represents the offset address to write TX FIFO. (RO)

**UART\_TX\_SRAM\_RADDR** Represents the offset address to read TX FIFO. (RO)


**Register 25.23. UART\_MEM\_RX\_STATUS\_REG (0x006C)**



**UART\_RX\_SRAM\_RADDR** Represents the offset address to read RX FIFO. (RO)

**UART\_RX\_SRAM\_WADDR** Represents the offset address to write RX FIFO. (RO)

**Register 25.24. UART\_FSM\_STATUS\_REG (0x0070)**




**UART\_ST\_URX\_OUT** Represents the status of the receiver. (RO)


**UART\_ST\_UTX\_OUT** Represents the status of the transmitter. (RO)






**Register 25.27. UART\_AT\_CMD\_POSTCNT\_SYNC\_REG (0x0054)**

**UART\_POST\_IDLE\_NUM** Configures the interval between the last AT\_CMD and subsequent data.  
Measurement unit: bit time (the time to transmit 1 bit). (R/W)

**Register 25.28. UART\_AT\_CMD\_GAPTOU\_SYNC\_REG (0x0058)**


**UART\_RX\_GAP\_TOUT** Configures the interval between two AT\_CMD characters.  
Measurement unit: bit time (the time to transmit 1 bit). (R/W)

**Register 25.29. UART\_AT\_CMD\_CHAR\_SYNC\_REG (0x005C)**

**UART\_AT\_CMD\_CHAR** Configures the AT\_CMD character. (R/W)


**UART\_CHAR\_NUM** Configures the number of continuous AT\_CMD characters a receiver can receive.  
(R/W)

**Register 25.30. UART\_POSPULSE\_REG (0x0074)**




**UART\_POSEDGE\_MIN\_CNT** Represents the minimal input clock counter value between two positive edges. It is used for baud rate detection. (RO)

**Register 25.31. UART\_NEGPULSE\_REG (0x0078)**




**UART\_NEGEDGE\_MIN\_CNT** Represents the minimal input clock counter value between two negative edges. It is used for baud rate detection. (RO)

**Register 25.32. UART\_LOWPULSE\_REG (0x007C)**




**UART\_LOWPULSE\_MIN\_CNT** Represents the minimum duration time of a low-level pulse. It is used for baud rate detection.  
Measurement unit: APB\_CLK clock cycle. (RO)

**Register 25.33. UART\_HIGHPULSE\_REG (0x0080)**




**UART\_HIGHPULSE\_MIN\_CNT** Represents the maximum duration time for a high-level pulse. It is used for baud rate detection.  
 Measurement unit: APB\_CLK clock cycle. (RO)

**Register 25.34. UART\_RXD\_CNT\_REG (0x0084)**




**UART\_RXD\_EDGE\_CNT** Represents the number of RXD edge changes. It is used for baud rate detection. (RO)

**Register 25.35. UART\_DATE\_REG (0x008C)**



**UART\_DATE** Version control register. (R/W)

**Register 25.36. UART\_REG\_UPDATE\_REG (0x0098)**




**UART\_REG\_UPDATE** Configures whether or not to synchronize registers.

0: Not synchronize

1: Synchronize

(R/W/SC)

**Register 25.37. UART\_ID\_REG (0x009C)**




**UART\_ID** Configures the UART ID. (R/W)

**25.7.2 LP UART Registers**

The addresses in this section are relative to LP UART base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 25.38. LP\_UART\_FIFO\_REG (0x0000)**



**LP\_UART\_RXFIFO\_RD\_BYTE** Represents the data LP UART *n* read from FIFO.

Measurement unit: byte. (RO)

**Register 25.39. LP\_UART\_TOUT\_CONF\_SYNC\_REG (0x0064)**

(reserved)												LP_UART_RX_TOUT_THRHD		LP_UART_RX_TOUT_FLOW_DIS		LP_UART_RX_TOUT_EN		
31												12	11			2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0xa		0	0	Reset		

**LP\_UART\_RX\_TOUT\_EN** Configures whether or not to enable LP UART receiver's timeout function.

0: Disable

1: Enable

(R/W)

**LP\_UART\_RX\_TOUT\_FLOW\_DIS** Configures whether or not to stop the idle status counter when hardware flow control is enabled.

0: Invalid. No effect

1: Stop

(R/W)

**LP\_UART\_RX\_TOUT\_THRHD** Configures the amount of time that the bus can remain idle before timeout.

Measurement unit: bit time (the time to transmit 1 bit). (R/W)

## Register 25.40. LP\_UART\_INT\_RAW\_REG (0x0004)

31	20	19	18	17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Reset

**LP\_UART\_RXFIFO\_FULL\_INT\_RAW** The raw interrupt status of LP\_UART\_RXFIFO\_FULL\_INT. (R/WTC/SS)

**LP\_UART\_TXFIFO\_EMPTY\_INT\_RAW** The raw interrupt status of LP\_UART\_TXFIFO\_EMPTY\_INT. (R/WTC/SS)

**LP\_UART\_PARITY\_ERR\_INT\_RAW** The raw interrupt status of LP\_UART\_PARITY\_ERR\_INT. (R/WTC/SS)

**LP\_UART\_FRM\_ERR\_INT\_RAW** The raw interrupt status of LP\_UART\_FRM\_ERR\_INT. (R/WTC/SS)

**LP\_UART\_RXFIFO\_OVF\_INT\_RAW** The raw interrupt status of LP\_UART\_RXFIFO\_OVF\_INT. (R/WTC/SS)

**LP\_UART\_DSR\_CHG\_INT\_RAW** The raw interrupt status of LP\_UART\_DSR\_CHG\_INT. (R/WTC/SS)

**LP\_UART\_CTS\_CHG\_INT\_RAW** The raw interrupt status of LP\_UART\_CTS\_CHG\_INT. (R/WTC/SS)

**LP\_UART\_BRK\_DET\_INT\_RAW** The raw interrupt status of LP\_UART\_BRK\_DET\_INT. (R/WTC/SS)

**LP\_UART\_RXFIFO\_TOUT\_INT\_RAW** The raw interrupt status of LP\_UART\_RXFIFO\_TOUT\_INT. (R/WTC/SS)

**LP\_UART\_SW\_XON\_INT\_RAW** The raw interrupt status of LP\_UART\_SW\_XON\_INT. (R/WTC/SS)

**LP\_UART\_SW\_XOFF\_INT\_RAW** LP\_UART\_SW\_XOFF\_INT. (R/WTC/SS)

**LP\_UART\_GLITCH\_DET\_INT\_RAW** The raw interrupt status of LP\_UART\_GLITCH\_DET\_INT. (R/WTC/SS)

**LP\_UART\_TX\_BRK\_DONE\_INT\_RAW** The raw interrupt status of LP\_UART\_TX\_BRK\_DONE\_INT. (R/WTC/SS)

**LP\_UART\_TX\_BRK\_IDLE\_DONE\_INT\_RAW** The raw interrupt status of LP\_UART\_TX\_BRK\_IDLE\_DONE\_INT. (R/WTC/SS)

Continued on the next page...

**Register 25.40. LP\_UART\_INT\_RAW\_REG (0x0004)**

Continued from the previous page...

**LP\_UART\_TX\_DONE\_INT\_RAW** The raw interrupt status of LP\_UART\_TX\_DONE\_INT. (R/WTC/SS)

**LP\_UART\_AT\_CMD\_CHAR\_DET\_INT\_RAW** The raw interrupt status of LP\_UART\_AT\_CMD\_CHAR\_DET\_INT. (R/WTC/SS)

**LP\_UART\_WAKEUP\_INT\_RAW** The raw interrupt status of LP\_UART\_WAKEUP\_INT. (R/WTC/SS)

**Register 25.41. LP\_UART\_INT\_ST\_REG (0x0008)**

(reserved)	LP_UART_WAKEUP_INT_ST	LP_UART_AT_CMD_CHAR_DET_INT_ST	(reserved)	LP_UART_TX_DONE_INT_ST	LP_UART_TX_BRK_IDLE_DONE_INT_ST	LP_UART_TX_BRK_DONE_INT_ST	LP_UART_GLITCH_DET_INT_ST	LP_UART_SW_XON_INT_ST	LP_UART_SW_XOFF_INT_ST	LP_UART_RXFIFO_TOUT_INT_ST	LP_UART_BRK_DET_INT_ST	LP_UART_CTS_CHG_INT_ST	LP_UART_DSR_CHG_INT_ST	LP_UART_RXFIFO_OVF_INT_ST	LP_UART_FRM_ERR_INT_ST	LP_UART_PARITY_ERR_INT_ST	LP_UART_TXFIFO_EMPTY_INT_ST	LP_UART_RXFIFO_FULL_INT_ST			
31	20	19	18	17	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

**LP\_UART\_RXFIFO\_FULL\_INT\_ST** The masked interrupt status of LP\_UART\_RXFIFO\_FULL\_INT. (RO)

**LP\_UART\_TXFIFO\_EMPTY\_INT\_ST** The masked interrupt status of LP\_UART\_TXFIFO\_EMPTY\_INT. (RO)

**LP\_UART\_PARITY\_ERR\_INT\_ST** The masked interrupt status of LP\_UART\_PARITY\_ERR\_INT. (RO)

**LP\_UART\_FRM\_ERR\_INT\_ST** The masked interrupt status of LP\_UART\_FRM\_ERR\_INT. (RO)

**LP\_UART\_RXFIFO\_OVF\_INT\_ST** The masked interrupt status of LP\_UART\_RXFIFO\_OVF\_INT. (RO)

**LP\_UART\_DSR\_CHG\_INT\_ST** The masked interrupt status of LP\_UART\_DSR\_CHG\_INT. (RO)

**LP\_UART\_CTS\_CHG\_INT\_ST** The masked interrupt status of LP\_UART\_CTS\_CHG\_INT. (RO)

**LP\_UART\_BRK\_DET\_INT\_ST** The masked interrupt status of LP\_UART\_BRK\_DET\_INT. (RO)

**LP\_UART\_RXFIFO\_TOUT\_INT\_ST** The masked interrupt status of LP\_UART\_RXFIFO\_TOUT\_INT. (RO)

**LP\_UART\_SW\_XON\_INT\_ST** The masked interrupt status of LP\_UART\_SW\_XON\_INT. (RO)

**LP\_UART\_SW\_XOFF\_INT\_ST** The masked interrupt status of LP\_UART\_SW\_XOFF\_INT. (RO)

**LP\_UART\_GLITCH\_DET\_INT\_ST** The masked interrupt status of LP\_UART\_GLITCH\_DET\_INT. (RO)

**LP\_UART\_TX\_BRK\_DONE\_INT\_ST** The masked interrupt status of LP\_UART\_TX\_BRK\_DONE\_INT. (RO)

**LP\_UART\_TX\_BRK\_IDLE\_DONE\_INT\_ST** The masked interrupt status of LP\_UART\_TX\_BRK\_IDLE\_DONE\_INT. (RO)

**LP\_UART\_TX\_DONE\_INT\_ST** The masked interrupt status of LP\_UART\_TX\_DONE\_INT. (RO)

**LP\_UART\_AT\_CMD\_CHAR\_DET\_INT\_ST** The masked interrupt status of LP\_UART\_AT\_CMD\_CHAR\_DET\_INT. (RO)

**LP\_UART\_WAKEUP\_INT\_ST** The masked interrupt status of LP\_UART\_WAKEUP\_INT. (RO)







**Register 25.44. LP\_UART\_CLKDIV\_SYNC\_REG (0x0014)**

(reserved)								LP_UART_CLKDIV_FRAG				(reserved)				LP_UART_CLKDIV							
31								24	23				20	19				12	11				0
0 0 0 0 0 0 0 0								0x0				0 0 0 0 0 0 0 0				0x2b6				Reset			

**LP\_UART\_CLKDIV** Configures the integral part of the divisor for baud rate generation. (R/W)

**LP\_UART\_CLKDIV\_FRAG** Configures the fractional part of the divisor for baud rate generation. (R/W)

**Register 25.45. LP\_UART\_RX\_FILT\_REG (0x0018)**

(reserved)																LP_UART_GLITCH_FILT_EN		LP_UART_GLITCH_FILT		
31															9	8	7			0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																0		0x8		Reset

**LP\_UART\_GLITCH\_FILT** Configures the width of a pulse to be filtered.

Measurement unit: UART Core's clock cycle.

Pulses whose width is lower than this value will be ignored. (R/W)

**LP\_UART\_GLITCH\_FILT\_EN** Configures whether or not to enable RX signal filter.

0: Disable

1: Enable(R/W)

Register 25.46. LP\_UART\_CONF0\_SYNC\_REG (0x0020)

(reserved)								LP_UART_TXFIFO_RST LP_UART_RXFIFO_RST LP_UART_SW_FTS (reserved) LP_UART_MEM_CLK_EN LP_UART_ERR_WPR_MASK LP_UART_DIS_RX_DAT_INV LP_UART_TXD_INV (reserved) LP_UART_TX_FLOW_EN LP_UART_LOOPBACK								(reserved)								LP_UART_TXD_BRK LP_UART_STOP_BIT_NUM LP_UART_BIT_NUM LP_UART_PARITY_EN LP_UART_PARITY														
31							24	23	22	21	20	19	18	17	16	15	14	13	12	11								7	6	5	4	3	2	1	0	Reset		
0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0								0	0	1	3	0	0	0	0	0	

**LP\_UART\_PARITY** Configures the parity check mode.

0: Even parity

1: Odd parity

(R/W)

**LP\_UART\_PARITY\_EN** Configures whether or not to enable LP UART parity check.

0: Disable

1: Enable

(R/W)

**LP\_UART\_BIT\_NUM** Configures the number of data bits.

0: 5 bits

1: 6 bits

2: 7 bits

3: 8 bits

(R/W)

**LP\_UART\_STOP\_BIT\_NUM** Configures the number of stop bits.

0: Invalid. No effect

1: 1 bit

2: 1.5 bits

3: 2 bits

(R/W)

**LP\_UART\_TXD\_BRK** Configures whether or not to send NULL characters when finishing data transmission.

0: Not send

1: Send

(R/W)

**LP\_UART\_LOOPBACK** Configures whether or not to enable LP UART loopback test.

0: Disable

1: Enable

(R/W)

Continued on the next page...

**Register 25.46. LP\_UART\_CONF0\_SYNC\_REG (0x0020)**

Continued from the previous page...

**LP\_UART\_TX\_FLOW\_EN** Configures whether or not to enable flow control for the transmitter.

0: Disable

1: Enable

(R/W)

**LP\_UART\_RXD\_INV** Configures whether or not to invert the level of LP UART RXD signal.

0: Not invert

1: Invert

(R/W)

**LP\_UART\_TXD\_INV** Configures whether or not to invert the level of LP UART TXD signal.

0: Not invert

1: Invert

(R/W)

**LP\_UART\_DIS\_RX\_DAT\_OVF** Configures whether or not to disable data overflow detection for the LP UART receiver.

0: Enable

1: Disable

(R/W)

**LP\_UART\_ERR\_WR\_MASK** Configures whether or not to store the received data with errors into FIFO.

0: Store

1: Not store

(R/W)

**LP\_UART\_MEM\_CLK\_EN** Configures whether or not to enable clock gating for LP UART memory.

0: Disable

1: Enable

(R/W)

**LP\_UART\_SW\_RTS** Configures the RTS signal used in software flow control.

0: The LP UART transmitter is allowed to send data.

1: The LP UART transmitter is not allowed to send data.

(R/W)

**LP\_UART\_RXFIFO\_RST** Configures whether or not to reset the LP UART RX FIFO.

0: Not reset

1: Reset

(R/W)

**LP\_UART\_TXFIFO\_RST** Configures whether or not to reset the LP UART TX FIFO.

0: Not reset

1: Reset

(R/W)

Register 25.47. LP\_UART\_CONF1\_REG (0x0024)

(reserved)								LP_UART_CLK_EN LP_UART_SW_DTR LP_UART_DTR_INV LP_UART_RTS_INV LP_UART_DSR_INV LP_UART_CTS_INV								LP_UART_TXFIFO_EMPTY_THRHD			(reserved)								LP_UART_RXFIFO_FULL_THRHD			(reserved)		
31								22	21	20	19	18	17	16	15				11	10	8	7				3	2	0				
0 0 0 0 0 0 0 0								0	0	0	0	0	0	0	0xc			0	0	0	0xc			0	0	0	Reset					

**LP\_UART\_RXFIFO\_FULL\_THRHD** Configures the threshold for RX FIFO being full.

Measurement unit: byte. (R/W)

**LP\_UART\_TXFIFO\_EMPTY\_THRHD** Configures the threshold for TX FIFO being empty.

Measurement unit: byte. (R/W)

**LP\_UART\_CTS\_INV** Configures whether or not to invert the level of LP UART CTS signal.

0: Not invert

1: Invert

(R/W)

**LP\_UART\_DSR\_INV** Configures whether or not to invert the level of LP UART DSR signal.

0: Not invert

1: Invert

(R/W)

**LP\_UART\_RTS\_INV** Configures whether or not to invert the level of LP UART RTS signal.

0: Not invert

1: Invert

(R/W)

**LP\_UART\_DTR\_INV** Configures whether or not to invert the level of LP UART DTR signal.

0: Not invert

1: Invert

(R/W)

**LP\_UART\_SW\_DTR** Configures the DTR signal used in software flow control.

0: Data to be transmitted is not ready.

1: Data to be transmitted is ready.

(R/W)

**LP\_UART\_CLK\_EN** Configures clock gating.

0: Support clock only when the application writes registers.

1: Always force the clock on for registers.

(R/W)



## Register 25.51. LP\_UART\_SLEEP\_CONF2\_REG (0x0038)

(reserved)				LP_UART_WK_MODE_SEL		LP_UART_WK_CHAR_MASK		LP_UART_WK_CHAR_NUM		LP_UART_RX_WAKE_UP_THRHD			(reserved)				LP_UART_ACTIVE_THRESHOLD			
31	28	27	26	25	21	20	18	17	13	12	10	9					0			
0	0	0	0	0	0x0	0x5		1		0	0	0					0xf0			

Reset

**LP\_UART\_ACTIVE\_THRESHOLD** Configures the number of RXD edge changes to wake up the chip in wakeup mode 0. (R/W)

**LP\_UART\_RX\_WAKE\_UP\_THRHD** Configures the number of received data bytes to wake up the chip in wakeup mode 1. (R/W)

**LP\_UART\_WK\_CHAR\_NUM** Configures the number of wakeup characters. (R/W)

**LP\_UART\_WK\_CHAR\_MASK** Configures whether or not to mask wakeup characters.

0: Not mask

1: Mask

(R/W)

**LP\_UART\_WK\_MODE\_SEL** Configures which wakeup mode to select.

0: Mode 0

1: Mode 1

2: Mode 2

3: Mode 3

(R/W)







**Register 25.55. LP\_UART\_IDLE\_CONF\_SYNC\_REG (0x0048)**

<i>(reserved)</i>										<i>LP_UART_TX_IDLE_NUM</i>										<i>LP_UART_RX_IDLE_THRHD</i>																				
31											20	19											10	9											0					
0										0										0x100										0x100										Reset

**LP\_UART\_RX\_IDLE\_THRHD** Configures the threshold to generate a frame end signal when the receiver takes more time to receive one data byte data.

Measurement unit: bit time (the time to transmit 1 bit). (R/W)

**LP\_UART\_TX\_IDLE\_NUM** Configures the interval between two data transfers.

Measurement unit: bit time (the time to transmit 1 bit). (R/W)

**Register 25.56. LP\_UART\_DELAY\_CONF\_SYNC\_REG (0x004C)**

<i>(reserved)</i>																												<i>LP_UART_DL1_EN</i>			<i>LP_UART_DL0_EN</i>			<i>(reserved)</i>													
31																												3	2	1	0							0				Reset					
0																											0			0			0			0			0			0			0		

**LP\_UART\_DL0\_EN** Configures whether or not to add a turnaround delay of 1 bit before the start bit.

0: Not add

1: Add

(R/W)

**LP\_UART\_DL1\_EN** Configures whether or not to add a turnaround delay of 1 bit after the stop bit.

0: Not add

1: Add

(R/W)

**Register 25.57. LP\_UART\_CLK\_CONF\_REG (0x0088)**

(reserved)				LP_UART_RX_RST_CORE LP_UART_TX_RST_CORE LP_UART_RX_SCLK_EN LP_UART_TX_SCLK_EN				(reserved)															
31	28	27	26	25	24	23																	0
0	0	0	0	0	1	1	0																Reset

**LP\_UART\_TX\_SCLK\_EN** Configures whether or not to enable LP UART TX clock.

0: Disable

1: Enable

(R/W)

**LP\_UART\_RX\_SCLK\_EN** Configures whether or not to enable LP UART RX clock.

0: Disable

1: Enable

(R/W)

**LP\_UART\_TX\_RST\_CORE** Write 1 and then write 0 to reset LP UART TX. (R/W)

**LP\_UART\_RX\_RST\_CORE** Write 1 and then write 0 to reset LP UART RX. (R/W)

**Register 25.58. LP\_UART\_STATUS\_REG (0x001C)**

LP_UART_TXD LP_UART_RTSN LP_UART_DTRN				(reserved)				LP_UART_TXFIFO_CNT				(reserved)				LP_UART_RXD LP_UART_CTSN LP_UART_DSRN				(reserved)				LP_UART_RXFIFO_CNT				(reserved)					
31	30	29	28					24	23					19	18	16	15	14	13	12					8	7					3	2	0
1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset		

**LP\_UART\_RXFIFO\_CNT** Represents the number of valid data bytes in RX FIFO. (RO)

**LP\_UART\_DSRN** Represents the level of the internal LP UART DSR signal. (RO)

**LP\_UART\_CTSN** Represents the level of the internal LP UART CTS signal. (RO)

**LP\_UART\_RXD** Represents the level of the internal LP UART RXD signal. (RO)

**LP\_UART\_TXFIFO\_CNT** Represents the number of valid data bytes in TX FIFO. (RO)

**LP\_UART\_DTRN** Represents the level of the internal LP UART DTR signal. (RO)

**LP\_UART\_RTSN** Represents the level of the internal LP UART RTS signal. (RO)

**LP\_UART\_TXD** Represents the level of the internal LP UART TXD signal. (RO)





**Register 25.64. LP\_UART\_AT\_CMD\_POSTCNT\_SYNC\_REG (0x0054)**

<i>(reserved)</i>																<i>LP_UART_POST_IDLE_NUM</i>																
31																16	15															0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																0x901																Reset

**LP\_UART\_POST\_IDLE\_NUM** Configures the interval between the last AT\_CMD and subsequent data.

Measurement unit: bit time (the time to transmit 1 bit). (R/W)

**Register 25.65. LP\_UART\_AT\_CMD\_GAP\_TOUT\_SYNC\_REG (0x0058)**

<i>(reserved)</i>																<i>LP_UART_RX_GAP_TOUT</i>																
31																16	15															0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																11																Reset

**LP\_UART\_RX\_GAP\_TOUT** Configures the interval between two AT\_CMD characters.

Measurement unit: bit time (the time to transmit 1 bit). (R/W)


**Register 25.66. LP\_UART\_AT\_CMD\_CHAR\_SYNC\_REG (0x005C)**

<i>(reserved)</i>																<i>LP_UART_CHAR_NUM</i>								<i>LP_UART_AT_CMD_CHAR</i>								
31																16	15							8	7							0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																0x3								0x2b								Reset

**LP\_UART\_AT\_CMD\_CHAR** Configures the AT\_CMD character. (R/W)


**LP\_UART\_CHAR\_NUM** Configures the number of continuous AT\_CMD characters a receiver can receive. (R/W)

**Register 25.67. LP\_UART\_DATE\_REG (0x008C)**



**LP\_UART\_DATE** Version control register. (R/W)

**Register 25.68. LP\_UART\_REG\_UPDATE\_REG (0x0098)**




**LP\_UART\_REG\_UPDATE** Configures whether or not to synchronize registers.

0: Not synchronize

1: Synchronize

(R/W/SC)

**Register 25.69. LP\_UART\_ID\_REG (0x009C)**



**LP\_UART\_ID** Configures the LP UART ID. (R/W)

**25.7.3 UHCI Registers**

The addresses in this section are relative to UHCI base address provided in Table 4-2 in Chapter 4 *System and Memory*.



## Register 25.70. UHCI\_CONF0\_REG (0x0000)

(reserved)													UHCI_UART_PX_BRK_EOF_EN UHCI_CLK_EN UHCI_ENCODE_CRC_EN UHCI_LEN_EOF_EN UHCI_UART_IDLE_EOF_EN UHCI_CRC_REC_EN UHCI_HEAD_EN (reserved) UHCI_SEPER_EN UHCI_UART1_CE UHCI_UART0_CE UHCI_RX_RST UHCI_TX_RST																
31													13	12	11	10	9	8	7	6	5	4	3	2	1	0			
0													0	0	1	1	0	1	1	1	0	0	0	0	0	0	0	0	Reset

**UHCI\_TX\_RST** Write 1 and then write 0 to reset the decoder state machine. (R/W)

**UHCI\_RX\_RST** Write 1 and then write 0 to reset the encoder state machine. (R/W)

**UHCI\_UART0\_CE** Configures whether or not to connect UHCI with UART0.

0: Not connect

1: Connect

(R/W)

**UHCI\_UART1\_CE** Configures whether or not to connect UHCI with UART1.

0: Not connect

1: Connect

(R/W)

**UHCI\_SEPER\_EN** Configures whether or not to separate the data frame with a special character.

0: Not separate

1: Separate

(R/W)

**UHCI\_HEAD\_EN** Configures whether or not to encode the data packet with a formatting header.

0: Not use formatting header

1: Use formatting header

(R/W)

**UHCI\_CRC\_REC\_EN** Configures whether or not to enable the reception of the 16-bit CRC.

0: Disable

1: Enable

(R/W)

**UHCI\_UART\_IDLE\_EOF\_EN** Configures whether or not to stop receiving data when UART is idle.

0: Not stop

1: Stop

(R/W)

**UHCI\_LEN\_EOF\_EN** Configures when the UHCI decoder stops receiving data.

0: Stops after receiving 0xC0

1: Stops when the number of received data bytes reach the specified value. When UHCI\_HEAD\_EN is 1, the specified value is the data length indicated by the UHCI packet header; when UHCI\_HEAD\_EN is 0, the specified value is the configured value.

(R/W)

Continued on the next page...

**Register 25.70. UHCI\_CONF0\_REG (0x0000)**

Continued from the previous page...

**UHCI\_ENCODE\_CRC\_EN** Configures whether or not to enable data integrity check by appending a 16 bit CCITT-CRC to the end of the data.

0: Disable

1: Enable

(R/W)

**UHCI\_CLK\_EN** Configures clock gating.

0: Support clock only when the application writes registers.

1: Always force the clock on for registers.

(R/W)

**UHCI\_UART\_RX\_BRK\_EOF\_EN** Configures whether or not to stop UHCI from receiving data after UART has received a NULL frame.

0: Not stop

1: Stop

(R/W)

## Register 25.71. UHCI\_CONF1\_REG (0x0014)

(reserved)										UHCI_SW_START UHCI_WAIT_SW_START (reserved) UHCI_TX_ACK_NUM_RE UHCI_TX_CHECK_SUM_RE UHCI_SAVE_HEAD UHCI_CRC_DISABLE UHCI_CHECK_SEQ_EN UHCI_CHECK_SUM_EN																														
31																					9	8	7	6	5	4	3	2	1	0										
0										0										0										0	0	0	0	1	1	0	0	1	1	Reset

**UHCI\_CHECK\_SUM\_EN** Configures whether or not to enable header checksum validation when UHCI receives a data packet.

0: Disable

1: Enable

(R/W)

**UHCI\_CHECK\_SEQ\_EN** Configures whether or not to enable the sequence number check when UHCI receives a data packet.

0: Disable

1: Enable

(R/W)

**UHCI\_CRC\_DISABLE** Configures whether or not to enable CRC calculation.

0: Disable

1: Enable

Valid only when the Data Integrity Check Present bit in UHCI packet is 1.

(R/W)

**UHCI\_SAVE\_HEAD** Configures whether or not to save the packet header when UHCI receives a data packet.

0: Not save

1: Save

(R/W)

**UHCI\_TX\_CHECK\_SUM\_RE** Configures whether or not to encode the data packet with a checksum.

0: Not use checksum

1: Use checksum

(R/W)

**UHCI\_TX\_ACK\_NUM\_RE** Configures whether or not to encode the data packet with an acknowledgment when a reliable packet is to be transmitted.

0: Not use acknowledgement

1: Use acknowledgement

(R/W)

Continued on the next page...

**Register 25.71. UHCI\_CONF1\_REG (0x0014)**

Continued from the previous page...

**UHCI\_WAIT\_SW\_START** Configures whether or not to put the UHCI encoder state machine to ST\_SW\_WAIT state.

0: No

1: Yes

(R/W)

**UHCI\_SW\_START** Configures whether or not to send data packets when the encoder state machine is in ST\_SW\_WAIT state.

0: Not send

1: Send

(R/W/SC)



**Register 25.72. UHCI\_ESCAPE\_CONF\_REG (0x0020)**

Continued from the previous page...

**UHCI\_RX\_11\_ESC\_EN** Configures whether or not to replace flow control character 0x11 by special characters when DMA sends data.

0: Not replace

1: Replace

(R/W)

**UHCI\_RX\_13\_ESC\_EN** Configures whether or not to replace flow control character 0x13 by special characters when DMA sends data.

0: Not replace

1: Replace

(R/W)

**Register 25.73. UHCI\_HUNG\_CONF\_REG (0x0024)**

(reserved)								UHCI_RXFIFO_TIMEOUT_ENA				UHCI_RXFIFO_TIMEOUT_SHIFT				UHCI_RXFIFO_TIMEOUT				UHCI_TXFIFO_TIMEOUT_ENA				UHCI_TXFIFO_TIMEOUT_SHIFT				UHCI_TXFIFO_TIMEOUT			
31								24	23	22			20	19				12	11	10			8	7				0			
0	0	0	0	0	0	0	0	1			0	0x10			1			0			0x10			Reset							

**UHCI\_TXFIFO\_TIMEOUT** Configures the timeout value for DMA data reception.

Measurement unit: ms. (R/W)

**UHCI\_TXFIFO\_TIMEOUT\_SHIFT** Configures the upper limit of the timeout counter for TX FIFO. (R/W)

**UHCI\_TXFIFO\_TIMEOUT\_ENA** Configures whether or not to enable the data reception timeout for TX FIFO.

0: Disable

1: Enable

(R/W)

**UHCI\_RXFIFO\_TIMEOUT** Configures the timeout value for DMA to read data from RAM.

Measurement unit: ms. (R/W)

**UHCI\_RXFIFO\_TIMEOUT\_SHIFT** Configures the upper limit of the timeout counter for RX FIFO.

(R/W)

**UHCI\_RXFIFO\_TIMEOUT\_ENA** Configures whether or not to enable the DMA data transmission timeout.

0: Disable




1: Enable




(R/W)














**Register 25.76. UHCI\_REG\_Q0\_WORD0\_REG (0x0034)***UHCI\_SEND\_Q0\_WORD0***UHCI\_SEND\_Q0\_WORD0** Data to be transmitted in Q0 register. (R/W)**Register 25.77. UHCI\_REG\_Q0\_WORD1\_REG (0x0038)***UHCI\_SEND\_Q0\_WORD1***UHCI\_SEND\_Q0\_WORD1** Data to be transmitted in Q0 register. (R/W)**Register 25.78. UHCI\_REG\_Q1\_WORD0\_REG (0x003C)***UHCI\_SEND\_Q1\_WORD0***UHCI\_SEND\_Q1\_WORD0** Data to be transmitted in Q1 register. (R/W)


**Register 25.79. UHCI\_REG\_Q1\_WORD1\_REG (0x0040)***UHCI\_SEND\_Q1\_WORD1***UHCI\_SEND\_Q1\_WORD1** Data to be transmitted in Q1 register. (R/W)**Register 25.80. UHCI\_REG\_Q2\_WORD0\_REG (0x0044)***UHCI\_SEND\_Q2\_WORD0***UHCI\_SEND\_Q2\_WORD0** Data to be transmitted in Q2 register. (R/W)**Register 25.81. UHCI\_REG\_Q2\_WORD1\_REG (0x0048)***UHCI\_SEND\_Q2\_WORD1***UHCI\_SEND\_Q2\_WORD1** Data to be transmitted in Q2 register. (R/W)

**Register 25.82. UHCI\_REG\_Q3\_WORD0\_REG (0x004C)***UHCI\_SEND\_Q3\_WORD0***UHCI\_SEND\_Q3\_WORD0** Data to be transmitted in Q3 register. (R/W)**Register 25.83. UHCI\_REG\_Q3\_WORD1\_REG (0x0050)***UHCI\_SEND\_Q3\_WORD1***UHCI\_SEND\_Q3\_WORD1** Data to be transmitted in Q3 register. (R/W)**Register 25.84. UHCI\_REG\_Q4\_WORD0\_REG (0x0054)***UHCI\_SEND\_Q4\_WORD0***UHCI\_SEND\_Q4\_WORD0** Data to be transmitted in Q4 register. (R/W)


**Register 25.85. UHCI\_REG\_Q4\_WORD1\_REG (0x0058)***UHCI\_SEND\_Q4\_WORD1***UHCI\_SEND\_Q4\_WORD1** Data to be transmitted in Q4 register. (R/W)**Register 25.86. UHCI\_REG\_Q5\_WORD0\_REG (0x005C)***UHCI\_SEND\_Q5\_WORD0***UHCI\_SEND\_Q5\_WORD0** Data to be transmitted in Q5 register. (R/W)**Register 25.87. UHCI\_REG\_Q5\_WORD1\_REG (0x0060)***UHCI\_SEND\_Q5\_WORD1***UHCI\_SEND\_Q5\_WORD1** Data to be transmitted in Q5 register. (R/W)

**Register 25.88. UHCI\_REG\_Q6\_WORD0\_REG (0x0064)**

**UHCI\_SEND\_Q6\_WORD0** Data to be transmitted in Q6 register. (R/W)

**Register 25.89. UHCI\_REG\_Q6\_WORD1\_REG (0x0068)**

**UHCI\_SEND\_Q6\_WORD1** Data to be transmitted in Q6 register. (R/W)

**Register 25.90. UHCI\_ESC\_CONF0\_REG (0x006C)**

**UHCI\_SEPER\_CHAR** Configures separators to encode data packets. The default value is 0xC0. (R/W)

**UHCI\_SEPER\_ESC\_CHAR0** Configures the first character of SLIP escape sequence. The default value is 0xDB. (R/W)

**UHCI\_SEPER\_ESC\_CHAR1** Configures the second character of SLIP escape sequence. The default value is 0xDC. (R/W)

**Register 25.91. UHCI\_ESC\_CONF1\_REG (0x0070)**

<i>(reserved)</i>								<i>UHCI_ESC_SEQ0_CHAR1</i>								<i>UHCI_ESC_SEQ0_CHAR0</i>								<i>UHCI_ESC_SEQ0</i>											
31								24	23								16	15								8	7								0
0 0 0 0 0 0 0 0								0xdd								0xdb								0xdb								Reset			

**UHCI\_ESC\_SEQ0** Configures the character that needs to be encoded. The default value is 0xDB used as the first character of SLIP escape sequence. (R/W)

**UHCI\_ESC\_SEQ0\_CHAR0** Configures the first character of SLIP escape sequence. The default value is 0xDB. (R/W)

**UHCI\_ESC\_SEQ0\_CHAR1** Configures the second character of SLIP escape sequence. The default value is 0xDD. (R/W)

**Register 25.92. UHCI\_ESC\_CONF2\_REG (0x0074)**

<i>(reserved)</i>								<i>UHCI_ESC_SEQ1_CHAR1</i>								<i>UHCI_ESC_SEQ1_CHAR0</i>								<i>UHCI_ESC_SEQ1</i>											
31								24	23								16	15								8	7								0
0 0 0 0 0 0 0 0								0xde								0xdb								0x11								Reset			

**UHCI\_ESC\_SEQ1** Configures a character that need to be encoded. The default value is 0x11 used as a flow control character. (R/W)

**UHCI\_ESC\_SEQ1\_CHAR0** Configures the first character of SLIP escape sequence. The default value is 0xDB. (R/W)

**UHCI\_ESC\_SEQ1\_CHAR1** Configures the second character of SLIP escape sequence. The default value is 0xDE. (R/W)

**Register 25.93. UHCI\_ESC\_CONF3\_REG (0x0078)**

<i>(reserved)</i>								<i>UHCI_ESC_SEQ2_CHAR1</i>				<i>UHCI_ESC_SEQ2_CHAR0</i>				<i>UHCI_ESC_SEQ2</i>												
31								24	23							16	15					8	7					0
0 0 0 0 0 0 0 0								0xdf				0xdb				0x13				Reset								

**UHCI\_ESC\_SEQ2** Configures the character that needs to be decoded. The default value is 0x13 used as a flow control character. (R/W)

**UHCI\_ESC\_SEQ2\_CHAR0** Configures the first character of SLIP escape sequence. The default value is 0xDB. (R/W)

**UHCI\_ESC\_SEQ2\_CHAR1** Configures the second character of SLIP escape sequence. The default value is 0xDF. (R/W)

**Register 25.94. UHCI\_PKT\_THRES\_REG (0x007C)**

<i>(reserved)</i>																<i>UHCI_PKT_THRS</i>																
31																13	12															0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																0x80																Reset

**UHCI\_PKT\_THRS** Configures the maximum value of the packet length.

Measurement unit: byte.

Valid only when UHCI\_HEAD\_EN is 0. (R/W)



**Register 25.95. UHCI\_INT\_RAW\_REG (0x0004)**

(reserved)																UHCI_APP_CTRL1_INT_RAW UHCI_APP_CTRL0_INT_RAW UHCI_OUT_EOF_INT_RAW UHCI_SEND_A_REG_Q_INT_RAW UHCI_SEND_S_REG_Q_INT_RAW UHCI_TX_HUNG_INT_RAW UHCI_RX_HUNG_INT_RAW UHCI_TX_START_INT_RAW UHCI_RX_START_INT_RAW										
31																9	8	7	6	5	4	3	2	1	0	Reset
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**UHCI\_RX\_START\_INT\_RAW** The raw interrupt status of UHCI\_RX\_START\_INT. (R/WTC/SS)

**UHCI\_TX\_START\_INT\_RAW** The raw interrupt status of UHCI\_TX\_START\_INT. (R/WTC/SS)

**UHCI\_RX\_HUNG\_INT\_RAW** The raw interrupt status of UHCI\_RX\_HUNG\_INT. (R/WTC/SS)

**UHCI\_TX\_HUNG\_INT\_RAW** The raw interrupt status of UHCI\_TX\_HUNG\_INT. (R/WTC/SS)

**UHCI\_SEND\_S\_REG\_Q\_INT\_RAW** The raw interrupt status of UHCI\_SEND\_S\_REG\_Q\_INT.  
(R/WTC/SS)

**UHCI\_SEND\_A\_REG\_Q\_INT\_RAW** The raw interrupt status of UHCI\_SEND\_A\_REG\_Q\_INT.  
(R/WTC/SS)

**UHCI\_OUT\_EOF\_INT\_RAW** The raw interrupt status of UHCI\_OUT\_EOF\_INT. (R/WTC/SS)

**UHCI\_APP\_CTRL0\_INT\_RAW** The raw interrupt status of UHCI\_APP\_CTRL0\_INT. (R/W)

**UHCI\_APP\_CTRL1\_INT\_RAW** The raw interrupt status of UHCI\_APP\_CTRL1\_INT. (R/W)


**Register 25.96. UHCI\_INT\_ST\_REG (0x0008)**

(reserved)										UHCI_APP_CTRL1_INT_ST UHCI_APP_CTRL0_INT_ST UHCI_OUTLINK_EOF_ERR_INT_ST UHCI_SEND_A_REG_Q_INT_ST UHCI_SEND_S_REG_Q_INT_ST UHCI_TX_HUNG_INT_ST UHCI_RX_HUNG_INT_ST UHCI_TX_START_INT_ST UHCI_RX_START_INT_ST																												
31																			9	8	7	6	5	4	3	2	1	0	Reset									
0																			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

- UHCI\_RX\_START\_INT\_ST** The masked interrupt status of UHCI\_RX\_START\_INT. (RO)
- UHCI\_TX\_START\_INT\_ST** The masked interrupt status of UHCI\_TX\_START\_INT. (RO)
- UHCI\_RX\_HUNG\_INT\_ST** The masked interrupt status of UHCI\_RX\_HUNG\_INT. (RO)
- UHCI\_TX\_HUNG\_INT\_ST** The masked interrupt status of UHCI\_TX\_HUNG\_INT. (RO)
- UHCI\_SEND\_S\_REG\_Q\_INT\_ST** The masked interrupt status of UHCI\_SEND\_S\_REG\_Q\_INT. (RO)
- UHCI\_SEND\_A\_REG\_Q\_INT\_ST** The masked interrupt status of UHCI\_SEND\_A\_REG\_Q\_INT. (RO)
- UHCI\_OUTLINK\_EOF\_ERR\_INT\_ST** The masked interrupt status of UHCI\_OUTLINK\_EOF\_ERR\_INT. (RO)
- UHCI\_APP\_CTRL0\_INT\_ST** The masked interrupt status of UHCI\_APP\_CTRL0\_INT. (RO)
- UHCI\_APP\_CTRL1\_INT\_ST** The masked interrupt status of UHCI\_APP\_CTRL1\_INT. (RO)




**Register 25.98. UHCI\_INT\_CLR\_REG (0x0010)**



- UHCI\_RX\_START\_INT\_CLR** Write 1 to clear UHCI\_RX\_START\_INT. (WT)
- UHCI\_TX\_START\_INT\_CLR** Write 1 to clear UHCI\_TX\_START\_INT. (WT)
- UHCI\_RX\_HUNG\_INT\_CLR** Write 1 to clear UHCI\_RX\_HUNG\_INT. (WT)
- UHCI\_TX\_HUNG\_INT\_CLR** Write 1 to clear UHCI\_TX\_HUNG\_INT. (WT)
- UHCI\_SEND\_S\_REG\_Q\_INT\_CLR** Write 1 to clear UHCI\_SEND\_S\_REG\_Q\_INT. (WT)
- UHCI\_SEND\_A\_REG\_Q\_INT\_CLR** Write 1 to clear UHCI\_SEND\_A\_REG\_Q\_INT. (WT)
- UHCI\_OUTLINK\_EOF\_ERR\_INT\_CLR** Write 1 to clear UHCI\_OUTLINK\_EOF\_ERR\_INT. (WT)
- UHCI\_APP\_CTRL0\_INT\_CLR** Write 1 to clear UHCI\_APP\_CTRL0\_INT. (WT)
- UHCI\_APP\_CTRL1\_INT\_CLR** Write 1 to clear UHCI\_APP\_CTRL1\_INT. (WT)

**Register 25.99. UHCI\_STATE0\_REG (0x0018)**




**UHCI\_RX\_ERR\_CAUSE** Represents the error type when DMA has received a packet with error.

- 0: Invalid. No effect
  - 1: Checksum error in the HCI packet
  - 2: Sequence number error in the HCI packet
  - 3: CRC bit error in the HCI packet
  - 4: 0xC0 is found but the received HCI packet is not complete
  - 5: 0xC0 is not found when the HCI packet has been received
  - 6: CRC check error
  - 7: Invalid. No effect
- (RO)


**UHCI\_DECODE\_STATE** Represents the UHCI decoder status. (RO)

**Register 25.100. UHCI\_STATE1\_REG (0x001C)**




**UHCI\_ENCODE\_STATE** Represents the UHCI encoder status. (RO)

**Register 25.101. UHCI\_RX\_HEAD\_REG (0x002C)**



**UHCI\_RX\_HEAD** Represents the header of the current received packet. (RO)

**Register 25.102. UHCI\_DATE\_REG (0x0080)**

**UHCI\_DATE** Version control register. (R/W)

## 26 SPI Controller (SPI)

### 26.1 Overview

The Serial Peripheral Interface (SPI) is a synchronous serial interface useful for communication with external peripherals. The ESP32-C6 chip integrates three SPI controllers:

- SPI0,
- SPI1,
- and General Purpose SPI2 (GP-SPI2).

SPI0 and SPI1 controllers (MSPI) are primarily reserved for internal use to communicate with external flash and PSRAM memory. This chapter mainly focuses on the GP-SPI2 controller.

### 26.2 Glossary

To better illustrate the functions of GP-SPI2, the following terms are used in this chapter.

<b>Master Mode</b>	GP-SPI2 acts as an SPI master and initiates SPI transactions.
<b>Slave Mode</b>	GP-SPI2 acts as an SPI slave and exchanges data with its master when its CS is asserted.
<b>MISO</b>	Master in, slave out, data transmission from a slave to a master.
<b>MOSI</b>	Master out, slave in, data transmission from a master to a slave
<b>Transaction</b>	One instance of a master asserting a CS line, transferring data to and from a slave, and de-asserting the CS line. Transactions are atomic, which means they can never be interrupted by another transaction.
<b>SPI Transfer</b>	The whole process of an SPI master exchanging data with a slave. One SPI transfer consists of one or more SPI transactions.
<b>Single Transfer</b>	An SPI transfer that consists of only one transaction.
<b>CPU-Controlled Transfer</b>	A data transfer that happens between CPU buffer <a href="#">SPI_W0_REG</a> ~ <a href="#">SPI_W15_REG</a> and SPI peripheral.
<b>DMA-Controlled Transfer</b>	A data transfer that happens between DMA and SPI peripheral, controlled by the DMA engine.
<b>Configurable Segmented Transfer</b>	A data transfer controlled by DMA in SPI master mode. Such transfer consists of multiple transactions (segments), and each transaction can be configured independently.
<b>Slave Segmented Transfer</b>	A data transfer controlled by DMA in SPI slave mode. Such transfer consists of multiple transactions (segments).
<b>Full-duplex</b>	The sending line and receiving line between the master and the slave are independent. Sending data and receiving data happen at the same time.
<b>Half-duplex</b>	Only one side, the master or the slave, sends data, and the other side receives data. Sending data and receiving data can not happen simultaneously on one side.
<b>4-line full-duplex</b>	4-line here means: clock line, CS line, and two data lines. The two data lines can be used to send or receive data simultaneously.

<b>4-line half-duplex</b>	4-line here means: clock line, CS line, and two data lines. The two data lines can not be used simultaneously.
<b>3-line half-duplex</b>	3-line here means: clock line, CS line, and one data line. The data line is used to transmit or receive data.
<b>1-bit SPI</b>	In one clock cycle, one bit can be transferred.
<b>(2-bit) Dual SPI</b>	In one clock cycle, two bits can be transferred.
<b>Dual Output Read</b>	A data mode of Dual SPI. In one clock cycle, one bit of a command, or one bit of an address, or two bits of data can be transferred.
<b>Dual I/O Read</b>	Another data mode of Dual SPI. In one clock cycle, one bit of a command, or two bits of an address, or two bits of data can be transferred.
<b>(4-bit) Quad SPI</b>	In one clock cycle, four bits can be transferred.
<b>Quad Output Read</b>	A data mode of Quad SPI. In one clock cycle, one bit of a command, or one bit of an address, or four bits of data can be transferred.
<b>Quad I/O Read</b>	Another data mode of Quad SPI. In one clock cycle, one bit of a command, or four bits of an address, or four bits of data can be transferred.
<b>QPI</b>	In one clock cycle, four bits of a command, or four bits of an address, or four bits of data can be transferred.
<b>FSPI</b>	Fast SPI. The prefix of the signals for GP-SPI2. FSPI bus signals are routed to GPIO pins via either GPIO matrix or IO MUX.

## 26.3 Features

Some of the key features of GP-SPI2 are:

- Works as master or as slave
- Half- and full-duplex communications
- CPU- and DMA-controlled transfers
- Various data modes:
  - 1-bit SPI mode
  - 2-bit Dual SPI mode
  - 4-bit Quad SPI mode
  - QPI mode
- Configurable module clock frequency:
  - Master: up to 80 MHz
  - Slave: up to 60 MHz
- Configurable data length:
  - CPU-controlled transfer as master or as slave: 1 ~ 64 B
  - DMA-controlled single transfer as master: 1 ~ 32 KB
  - DMA-controlled configurable segmented transfer as master: data length is unlimited



- DMA-controlled single transfer or segmented transfer as slave: data length is unlimited
- Configurable bit read/write order
- Independent interrupts for CPU-controlled transfer and DMA-controlled transfer
- Configurable clock polarity and phase
- Four SPI clock modes: mode 0 ~ mode 3
- Six CS lines as master: CS0 ~ CS5
- Able to communicate with SPI devices, such as a sensor, a screen controller, as well as a flash or RAM chip

## 26.4 Architectural Overview




Figure 26-1. SPI Module Overview

Figure 26-1 shows an overview of SPI module. GP-SPI2 exchanges data with SPI devices by the following ways:

- CPU-controlled transfer: CPU <-> GP-SPI2 <-> SPI devices
- DMA-controlled transfer: GDMA <-> GP-SPI2 <-> SPI devices

The signals for GP-SPI2 are prefixed with “FSPI” (Fast SPI). FSPI bus signals are routed to GPIO pins via either GPIO matrix or IO MUX. For more information, see Chapter 6 *IO MUX and GPIO Matrix (GPIO, IO MUX)*.

## 26.5 Functional Description

### 26.5.1 Data Modes

GP-SPI2 can be configured as either a master or a slave to communicate with other SPI devices in the following data modes. See Table 26-2.

**Table 26-2. Data Modes Supported by GP-SPI2**

Supported Mode		CMD State	Address State	Data State
1-bit SPI		1-bit	1-bit	1-bit
Dual SPI	Dual Output Read	1-bit	1-bit	2-bit
	Dual I/O Read	1-bit	2-bit	2-bit
Quad SPI	Quad Output Read	1-bit	1-bit	4-bit
	Quad I/O Read	1-bit	4-bit	4-bit
QPI		4-bit	4-bit	4-bit

For more information about the data modes used when GP-SPI2 works as a master or a slave, see Section 26.5.8 and Section 26.5.9, respectively.

### 26.5.2 Introduction to FSPI Bus Signals

The functional description of FSPI bus signals is shown in Table 26-3. Table 26-4 lists the signals used in various SPI modes.

**Table 26-3. Functional Description of FSPI Bus Signals**

FSPI Bus Signal	Function
FSPID	MOSI/SIO0 (serial data input and output, bit0)
FSPIQ	MISO/SIO1 (serial data input and output, bit1)
FSPIWP	SIO2 (serial data input and output, bit2)
FSPiHD	SIO3 (serial data input and output, bit3)
FSPICLK	Input and output clock as master/slave
FSPICS0	Input and output CS signal as master/slave
FSPICS1 ~ 5	Output CS signal as master

Table 26-4. Signals Used in Various SPI Modes

FSPI Signal	Master						Slave					
	1-bit SPI			2-bit Dual SPI	4-bit Quad SPI	QPI	1-bit SPI			2-bit Dual SPI	4-bit Quad SPI	QPI
	FD <sup>1</sup>	3-line HD <sup>2</sup>	4-line HD				FD	3-line HD	4-line HD			
FSPICLK	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
FSPICS0	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
FSPICS1	Y	Y	Y	Y	Y	Y						
FSPICS2	Y	Y	Y	Y	Y	Y						
FSPICS3	Y	Y	Y	Y	Y	Y						
FSPICS4	Y	Y	Y	Y	Y	Y						
FSPICS5	Y	Y	Y	Y	Y	Y						
FSPID	Y	Y	(Y) <sup>3</sup>	Y <sup>4</sup>	Y <sup>5</sup>	Y	Y	Y	(Y) <sup>6</sup>	Y <sup>7</sup>	Y <sup>8</sup>	Y
FSPIQ	Y		(Y) <sup>3</sup>	Y <sup>4</sup>	Y <sup>5</sup>	Y	Y		(Y) <sup>6</sup>	Y <sup>7</sup>	Y <sup>8</sup>	Y
FSPiWP					Y <sup>5</sup>	Y					Y <sup>8</sup>	Y
FSPiHD					Y <sup>5</sup>	Y					Y <sup>8</sup>	Y

<sup>1</sup> FD: full-duplex

<sup>2</sup> HD: half-duplex

<sup>3</sup> Only one of the two signals is used at a time.

<sup>4</sup> The two signals are used in parallel.

<sup>5</sup> The four signals are used in parallel.

<sup>6</sup> Only one of the two signals is used at a time.

<sup>7</sup> The two signals are used in parallel.

<sup>8</sup> The four signals are used in parallel.

### 26.5.3 Bit Read/Write Order Control

When operating as master:

- The bit order of the command, address, and data sent by the GP-SPI2 master is controlled by [SPI\\_WR\\_BIT\\_ORDER](#).
- The bit order of the data received by the master is controlled by [SPI\\_RD\\_BIT\\_ORDER](#).

When operating as slave:

- The bit order of the data sent by the GP-SPI2 slave is controlled by [SPI\\_WR\\_BIT\\_ORDER](#).
- The bit order of the command, address, and data received by the slave is controlled by [SPI\\_RD\\_BIT\\_ORDER](#).

Table 26-5 shows the function of [SPI\\_RD/WR\\_BIT\\_ORDER](#).

Table 26-5. Bit Order Control in GP-SPI2

Bit Mode	FSPI Bus Data	SPI_RD/WR_BIT_ORDER = 0 (MSB)	SPI_RD/WR_BIT_ORDER = 2 (MSB)	SPI_RD/WR_BIT_ORDER = 1 (LSB)	SPI_RD/WR_BIT_ORDER = 3 (LSB)
1-bit mode	FSPID or FSPIQ	B7->B6->B5->B4->B3->B2->B1->B0	B7->B6->B5->B4->B3->B2->B1->B0	B0->B1->B2->B3->B4->B5->B6->B7	B0->B1->B2->B3->B4->B5->B6->B7
2-bit mode	FSPIQ	B7->B5->B3->B1	B6->B4->B2->B0	B1->B3->B5->B7	B0->B2->B4->B6
	FSPID	B6->B4->B2->B0	B7->B5->B3->B1	B0->B2->B4->B6	B1->B3->B5->B7
4-bit mode	FSPIHD	B7->B3	B4->B0	B3->B7	B0->B4
	FSPIWP	B6->B2	B5->B1	B2->B6	B1->B5
	FSPIQ	B5->B1	B6->B2	B1->B5	B2->B6
	FSPID	B4->B0	B7->B3	B0->B4	B3->B7

## 26.5.4 Transfer Types

The transfer types supported by GP-SPI2 when working as a master or a slave are shown on Table 26-6.

Table 26-6. Supported Transfer Types as Master or Slave

Mode		CPU- Controlled Single Transfer	DMA- Controlled Single Transfer	DMA-Controlled Configurable Segmented Transfer	DMA-Controlled Slave Segmented Transfer
Master	Full-Duplex	Y	Y	Y	–
	Half-Duplex	Y	Y	Y	–
Slave	Full-Duplex	Y	Y	–	Y
	Half-Duplex	Y	Y	–	Y

The following sections provide detailed information about the transfer types listed in the table above.

## 26.5.5 CPU-Controlled Data Transfer

GP-SPI2 provides 16 x 32-bit data buffers, i.e., `SPI_W0_REG` ~ `SPI_W15_REG`, as shown in Figure 26-2.

CPU-controlled transfer indicates the transfer in which the data to send is from GP-SPI2 data buffer and the received data is stored to GP-SPI2 data buffer. In such transfer, every single transaction needs to be triggered by the CPU after its related registers are configured. For such reason, the CPU-controlled transfer is always single transfer (consisting of only one transaction). CPU-controlled transfer supports full-duplex communication and half-duplex communication.




Figure 26-2. Data Buffer Used in CPU-Controlled Transfer

### 26.5.5.1 CPU-Controlled Master Transfer

In a CPU-controlled master full-duplex or half-duplex transfer, the RX or TX data is saved to or sent from `SPI_W0_REG` ~ `SPI_W15_REG`. The bits `SPI_USR_MOSI_HIGHPART` and `SPI_USR_MISO_HIGHPART` control which buffers are used. See the list below.

- TX data
  - When `SPI_USR_MOSI_HIGHPART` is cleared, i.e., high part mode is disabled, TX data is read from `SPI_W0_REG` ~ `SPI_W15_REG` and the data address is incremented by 1 on each byte transferred. **If the data byte length is larger than 64, the data in `SPI_W0_REG` ~ `SPI_W15_REG` may be sent more than once.** Take each 256 bytes as a cycle:

- \* The first 64 bytes (*Byte 0 ~ Byte 63*) are read from [SPI\\_W0\\_REG](#) ~ [SPI\\_W15\\_REG](#), respectively.
- \* *Byte 64 ~ Byte 255* are read from [SPI\\_W15\\_REG](#)[31:24] repeatedly.
- \* *Byte 256 ~ Byte 319* (the first 64 bytes in the another 256 bytes) are read from [SPI\\_W0\\_REG](#) ~ [SPI\\_W15\\_REG](#) again, respectively, same as the behaviors described above.

**For instance:** to send 258 bytes (*Byte 0 ~ Byte 257*), the data is read from the registers as follows:

- \* The first 64 bytes (*Byte 0 ~ Byte 63*) are read from [SPI\\_W0\\_REG](#) ~ [SPI\\_W15\\_REG](#), respectively.
- \* *Byte 64 ~ Byte 255* are read from [SPI\\_W15\\_REG](#)[31:24] repeatedly.
- \* The other bytes (*Byte 256* and *Byte 257*) are read from [SPI\\_W0\\_REG](#)[7:0] and [SPI\\_W0\\_REG](#)[15:8] again, respectively. The logic is:
  - The address to read data for *Byte 256* is the result of  $(256 \% 64 = 0)$ , i.e., [SPI\\_W0\\_REG](#)[7:0].
  - The address to read data for *Byte 257* is the result of  $(257 \% 64 = 1)$ , i.e., [SPI\\_W0\\_REG](#)[15:8].

- When [SPI\\_USR\\_MOSI\\_HIGHPART](#) is set, i.e., high part mode is enabled, TX data is read from [SPI\\_W8\\_REG](#) ~ [SPI\\_W15\\_REG](#) and the data address is incremented by 1 on each byte transferred. **If the data byte length is larger than 32, the data in [SPI\\_W8\\_REG](#) ~ [SPI\\_W15\\_REG](#) may be sent more than once.** Take each 256 bytes as a cycle:

- \* The first 32 bytes (*Byte 0 ~ Byte 31*) are read from [SPI\\_W8\\_REG](#) ~ [SPI\\_W15\\_REG](#), respectively.
- \* *Byte 32 ~ Byte 255* are read from [SPI\\_W15\\_REG](#)[31:24] repeatedly.
- \* *Byte 256 ~ Byte 287* (the first 32 bytes in the another 256 bytes) are read from [SPI\\_W8\\_REG](#) ~ [SPI\\_W15\\_REG](#) again, respectively, same as the behaviors described above.

**For instance:** to send 258 bytes (*Byte 0 ~ Byte 257*), the data is read from the registers as follows:

- \* The first 32 bytes (*Byte 0 ~ Byte 31*) are read from [SPI\\_W8\\_REG](#) ~ [SPI\\_W15\\_REG](#), respectively.
- \* *Byte 32 ~ Byte 255* are read from [SPI\\_W15\\_REG](#)[31:24] repeatedly.
- \* The other bytes (*Byte 256* and *Byte 257*) are read from [SPI\\_W8\\_REG](#)[7:0] and [SPI\\_W8\\_REG](#)[15:8] again, respectively. The logic is:
  - The address to read data for *Byte 256* is the result of  $(256 \% 32 = 0)$ , i.e., [SPI\\_W8\\_REG](#)[7:0].
  - The address to read data for *Byte 257* is the result of  $(257 \% 32 = 1)$ , i.e., [SPI\\_W8\\_REG](#)[15:8].

#### • RX data

- When [SPI\\_USR\\_MISO\\_HIGHPART](#) is cleared, i.e., high part mode is disabled, RX data is saved to [SPI\\_W0\\_REG](#) ~ [SPI\\_W15\\_REG](#), and the data address is incremented by 1 on each byte transferred. **If the data byte length is larger than 64, the data in [SPI\\_W0\\_REG](#) ~ [SPI\\_W15\\_REG](#) may be overwritten.** Take each 256 bytes as a cycle:

- \* The first 64 bytes (*Byte 0 ~ Byte 63*) are saved to [SPI\\_W0\\_REG](#) ~ [SPI\\_W15\\_REG](#), respectively.
- \* *Byte 64 ~ Byte 255* are saved to [SPI\\_W15\\_REG](#)[31:24] repeatedly.
- \* *Byte 256 ~ Byte 319* (the first 64 bytes in the another 256 bytes) are saved to [SPI\\_W0\\_REG](#) ~ [SPI\\_W15\\_REG](#) again, respectively, same as the behaviors described above.

**For instance:** to receive 258 bytes (*Byte 0 ~ Byte 257*), the data is saved to the registers as follows:

- \* The first 64 bytes (*Byte 0 ~ Byte 63*) are saved to [SPI\\_W0\\_REG ~ SPI\\_W15\\_REG](#), respectively.
  - \* *Byte 64 ~ Byte 255* are saved to [SPI\\_W15\\_REG\[31:24\]](#) repeatedly.
  - \* The other bytes (*Byte 256 and Byte 257*) are saved to [SPI\\_W0\\_REG\[7:0\]](#) and [SPI\\_W0\\_REG\[15:8\]](#) again, respectively. The logic is:
    - The address to save *Byte 256* is the result of  $(256 \% 64 = 0)$ , i.e., [SPI\\_W0\\_REG\[7:0\]](#).
    - The address to save *Byte 257* is the result of  $(257 \% 64 = 1)$ , i.e., [SPI\\_W0\\_REG\[15:8\]](#).
- When [SPI\\_USR\\_MISO\\_HIGHPART](#) is set, i.e., high part mode is enabled, the RX data is saved to [SPI\\_W8\\_REG ~ SPI\\_W15\\_REG](#), and the data address is incremented by 1 on each byte transferred. **If the data byte length is larger than 32, the content of [SPI\\_W8\\_REG ~ SPI\\_W15\\_REG](#) may be overwritten.** Take each 256 bytes as a cycle:

- \* *Byte 0 ~ Byte 31* are saved to [SPI\\_W8\\_REG ~ SPI\\_W15\\_REG](#), respectively.
- \* *Byte 32 ~ Byte 255* are saved to [SPI\\_W15\\_REG\[31:24\]](#) repeatedly.
- \* *Byte 256 ~ Byte 287* (the first 32 bytes in the another 256 bytes) are saved to [SPI\\_W8\\_REG ~ SPI\\_W15\\_REG](#) again, respectively.

**For instance:** to receive 258 bytes (*Byte 0 ~ Byte 257*), the data is saved to the registers as follows:

- \* The first 32 bytes (*Byte 0 ~ Byte 31*) are saved to [SPI\\_W8\\_REG ~ SPI\\_W15\\_REG](#), respectively.
- \* *Byte 32 ~ Byte 255* are saved to [SPI\\_W15\\_REG\[31:24\]](#) repeatedly.
- \* The other bytes (*Byte 256 and Byte 257*) are saved to [SPI\\_W8\\_REG\[7:0\]](#) and [SPI\\_W8\\_REG\[15:8\]](#) again, respectively. The logic is:
  - The address to save *Byte 256* is the result of  $(256 \% 32 = 0)$ , i.e., [SPI\\_W8\\_REG\[7:0\]](#).
  - The address to save *Byte 257* is the result of  $(257 \% 32 = 1)$ , i.e., [SPI\\_W8\\_REG\[15:8\]](#).

**Note:**

- TX/RX data address mentioned above both are byte-addressable.
    - If high part mode is disabled, Address 0 stands for [SPI\\_W0\\_REG\[7:0\]](#), and Address 1 for [SPI\\_W0\\_REG\[15:8\]](#), and so on.
    - If high part mode is enabled, Address 0 stands for [SPI\\_W8\\_REG\[7:0\]](#), and Address 1 for [SPI\\_W8\\_REG\[15:8\]](#), and so on.
- The largest address points to [SPI\\_W15\\_REG\[31:24\]](#).
- To avoid any possible error in TX/RX data, such as TX data being sent more than once or RX data being overwritten, please make sure the registers are configured correctly.

### 26.5.5.2 CPU-Controlled Slave Transfer

In a CPU-controlled slave full-duplex or half-duplex transfer, the RX data or TX data is saved to or sent from [SPI\\_W0\\_REG ~ SPI\\_W15\\_REG](#), which are byte-addressable.

- In full-duplex communication, the address of [SPI\\_W0\\_REG ~ SPI\\_W15\\_REG](#) starts from 0 and is incremented by 1 on each byte transferred. If the data address is larger than 63, the data in [SPI\\_W0\\_REG](#)



~ [SPI\\_W15\\_REG](#) will be overwritten, same as the behaviors described in the master mode when high part mode is disabled.

- In half-duplex communication, the *ADDR* value in [transmission format](#) is the start address of the RX or TX data, corresponding to the registers [SPI\\_W0\\_REG](#) ~ [SPI\\_W15\\_REG](#). The RX or TX address is incremented by 1 on each byte transferred. If the address is larger than 63 (the highest byte address, i.e., [SPI\\_W15\\_REG\[31:24\]](#)), the data in [SPI\\_W8\\_REG](#) ~ [SPI\\_W15\\_REG](#) will be overwritten, same as the behaviors described in the master mode when high part mode is enabled.

According to your applications, the registers [SPI\\_W0\\_REG](#) ~ [SPI\\_W15\\_REG](#) can be used as:

- data buffers only
- data buffers and status buffers
- status buffers only

### 26.5.6 DMA-Controlled Data Transfer

DMA-controlled transfer refers to the transfer in which the GDMA RX module receives data and the GDMA TX module sends data. This transfer is supported both as master and as slave.

A DMA-controlled transfer can be:

- a single transfer, consisting of only one transaction. GP-SPI2 supports this transfer both as master and as slave.
- a configurable segmented transfer, consisting of several transactions (segments). GP-SPI2 supports this transfer only as master. For more information, see Section [26.5.8.5](#).
- a slave segmented transfer, consisting of several transactions (segments). GP-SPI2 supports this transfer only as slave. For more information, see Section [26.5.9.3](#).

A DMA-controlled transfer only needs to be triggered once by CPU. When such a transfer is triggered, data is transferred by the GDMA engine from or to the DMA-linked memory, without CPU operation.

DMA-controlled transfer supports full-duplex communication, half-duplex communication and functions described in Section [26.5.8](#) and Section [26.5.9](#). Meanwhile, the GDMA RX module is independent from the GDMA TX module, which means that there are four kinds of full-duplex communications:

- Data is received in DMA-controlled mode and sent in DMA-controlled mode.
- Data is received in DMA-controlled mode but sent in CPU-controlled mode.
- Data is received in CPU-controlled mode but sent in DMA-controlled mode.
- Data is received in CPU-controlled mode and sent in CPU-controlled mode.

#### 26.5.6.1 GDMA Configuration

- Select a GDMA channel *n*, and configure a GDMA TX/RX descriptor. See Chapter [3 GDMA Controller \(GDMA\)](#).
- Set the bit [GDMA\\_INLINK\\_START\\_CHn](#) or [GDMA\\_OUTLINK\\_START\\_CHn](#) to start GDMA RX engine and TX engine, respectively.

- Before all the GDMA TX buffer is used or the GDMA TX engine is reset, if [GDMA\\_OUTLINK\\_RESTART\\_CHn](#) is set, a new TX buffer will be added to the end of the last TX buffer in use.
- GDMA RX buffer is linked in the same way as the GDMA TX buffer, by setting [GDMA\\_INLINK\\_START\\_CHn](#) or [GDMA\\_INLINK\\_RESTART\\_CHn](#).
- The TX and RX data lengths are determined by the configured GDMA TX and RX buffer respectively, both of which are 0 ~ 32 KB.
- Initialize GDMA inlink and outlink before GDMA starts. The bits [SPI\\_DMA\\_RX\\_ENA](#) and [SPI\\_DMA\\_TX\\_ENA](#) in register [SPI\\_DMA\\_CONF\\_REG](#) should be set, otherwise the read/write data will be stored to/sent from the registers [SPI\\_W0\\_REG](#) ~ [SPI\\_W15\\_REG](#).

When operating as master, if [GDMA\\_IN\\_SUC\\_EOF\\_CHn\\_INT\\_ENA](#) is set, then the interrupt [GDMA\\_IN\\_SUC\\_EOF\\_CHn\\_INT](#) will be triggered when one single transfer or one configurable segmented transfer is finished.

When operating as slave, if [GDMA\\_IN\\_SUC\\_EOF\\_CHn\\_INT\\_ENA](#) is set, then the interrupt [GDMA\\_IN\\_SUC\\_EOF\\_CHn\\_INT](#) will be triggered when one of the following conditions are met.

**Table 26-7. Interrupt Trigger Condition on GP-SPI2 Data Transfer as Slave**

Transfer Type	Control Bit <sup>1</sup>	Control Bit <sup>2</sup>	Condition
Slave Single Transfer	0	0	A single transfer is done.
	1	0	A single transfer is done. Or the length of the received data is equal to ( <a href="#">SPI_MS_DATA_BITLEN</a> + 1)
Slave Segmented Transfer	0	1	( <a href="#">CMD7</a> or <a href="#">End_SEG_TRANS</a> ) is received correctly.
	1	1	( <a href="#">CMD7</a> or <a href="#">End_SEG_TRANS</a> ) is received correctly. Or the length of the received data is equal to ( <a href="#">SPI_MS_DATA_BITLEN</a> + 1)

<sup>1</sup> [SPI\\_RX\\_EOF\\_EN](#)

<sup>2</sup> [SPI\\_DMA\\_SLV\\_SEG\\_TRANS\\_EN](#)

### 26.5.6.2 GDMA TX/RX Buffer Length Control

It is recommended that the length of configured GDMA TX/RX buffer is equal to the length of actual data transferred.

- If the length of configured GDMA TX buffer is shorter than that of actual data transferred, the extra data will be the same as the last transferred data. [SPI\\_OUTFIFO\\_EMPTY\\_ERR\\_INT](#) and [GDMA\\_OUT\\_EOF\\_CHn\\_INT](#) are triggered.
- If the length of configured GDMA TX buffer is longer than that of actual data transferred, the TX buffer is not fully used, and the remaining buffer will be used for following transaction even if a new TX buffer is linked later. Please keep it in mind. Or save the unused data and reset DMA.
- If the length of configured GDMA RX buffer is shorter than that of actual data transferred, the extra data will be lost. The interrupts [SPI\\_INFIFO\\_FULL\\_ERR\\_INT](#) and [SPI\\_TRANS\\_DONE\\_INT](#) are triggered. But [GDMA\\_IN\\_SUC\\_EOF\\_CHn\\_INT](#) interrupt is not generated.
- If the length of configured GDMA RX buffer is longer than that of actual data transferred, the RX buffer is not fully used, and the remaining buffer is discarded. In the following transaction, a new linked buffer will be

used directly.

### 26.5.7 Data Flow Control

CPU-controlled and DMA-controlled transfers are supported in GP-SPI2 both as master and as slave. CPU-controlled transfer means that data is transferred between registers `SPI_W0_REG ~ SPI_W15_REG` and the SPI device. DMA-controlled transfer means that data is transferred between the configured GDMA TX/RX buffer and the SPI device. To select between the two transfer modes, configure `SPI_DMA_RX_ENA` and `SPI_DMA_TX_ENA` before the transfer starts.

#### 26.5.7.1 GP-SPI2 Functional Blocks




Figure 26-3. GP-SPI2 Block Diagram

Figure 26-3 shows the main functional blocks in GP-SPI2, including:

- **Master FSM:** all the features supported in GP-SPI2 as master are controlled by this state machine together with register configuration.
- **SPI Buffer:** `SPI_W0_REG ~ SPI_W15_REG`. See Figure 26-2. The data transferred in CPU-controlled mode is prepared in this buffer.
- **Timing Module:** captures data on FSPI bus.
- `spi_mst/slv_din_ctrl` and `spi_mst/slv_dout_ctrl`: converts the TX/RX data into bytes.
- `spi_rx_afifo`: stores the received data.
- `buf_tx_afifo`: stores the data to send.
- `dma_tx_afifo`: stores the data from GDMA.
- `clk_spi_mst`: this clock is the module clock of GP-SPI2 and derived from PLL\_CLK. It is used in GP-SPI2 as master to generate SPI\_CLK signal for data transfer and for slaves.
- **SPI\_CLK Generator:** generates SPI\_CLK by dividing `clk_spi_mst`. The divider is determined by `SPI_CLKCNT_N` and `SPI_CLKDIV_PRE`. See Section 26.7.
- **SPI\_CLK\_out Mode Control:** outputs the SPI\_CLK signal for data transfer and for slaves.
- **SPI\_CLK\_in Mode Control:** captures the SPI\_CLK signal from SPI master when GP-SPI2 works as a slave.

**PRELIMINARY**

### 26.5.7.2 Data Flow Control as Master




Figure 26-4. Data Flow Control in GP-SPI2 as Master

Figure 26-4 shows the data flow of GP-SPI2 as master. Its control logic is as follows:

- RX data: data in FSPI bus is captured by Timing Module, converted in units of bytes by *spi\_mst\_din\_ctrl* module, then buffered in *spi\_rx\_afifo*, and finally stored in corresponding addresses according to the transfer modes.
  - CPU-controlled transfer: the data is stored to registers *SPI\_W0\_REG ~ SPI\_W15\_REG*.
  - DMA-controlled transfer: the data is stored to GDMA RX buffer.
- TX data: the TX data is from corresponding addresses according to transfer modes and is saved to *buf\_tx\_afifo*.
  - CPU-controlled transfer: TX data is from *SPI\_W0\_REG ~ SPI\_W15\_REG*.
  - DMA-controlled transfer: TX data is from GDMA TX buffer.

The data in *buf\_tx\_afifo* is sent out to Timing Module in 1/2/4-bit modes, controlled by GP-SPI2 state machine. The Timing Module can be used for timing compensation. For more information, see Section 26.8.

### 26.5.7.3 Data Flow Control as Slave




Figure 26-5. Data Flow Control in GP-SPI2 as Slave

Figure 26-5 shows the data flow in GP-SPI2 as slave. Its control logic is as follows:

- In CPU/DMA-controlled full-/half-duplex transfer, when an external SPI master starts the SPI transfer, data on the FSPI bus is captured, converted into unit of bytes by the *spl\_slv\_din\_ctrl* module, and then is stored in *spl\_rx\_affio*.
  - In CPU-controlled full-duplex transfer, the received data in *spl\_rx\_affio* will be later stored into registers *SPI\_W0\_REG* ~ *SPI\_W15\_REG*, successively.
  - In half-duplex *Wr\_BUF* transfer, when the value of address (*SLV\_ADDR[7:0]*) is received, the received data in *spl\_rx\_affio* will be stored in the related address of registers *SPI\_W0\_REG* ~ *SPI\_W15\_REG*
  - In DMA-controlled full-duplex transfer or in half-duplex *Wr\_DMA* transfer, the received data in *spl\_rx\_affio* will be stored in the configured GDMA RX buffer.
- In CPU-controlled full-/half-duplex transfer, the data to send is stored in *buf\_tx\_affio*. In DMA-controlled full-/half-duplex transfer, the data to send is stored in *dma\_tx\_affio*. Therefore, *Rd\_BUF* transaction controlled by CPU and *Rd\_DMA* transaction controlled by DMA can be done in one slave segmented transfer. TX data comes from corresponding addresses according the transfer modes.
  - In CPU-controlled full-duplex transfer, when *SPI\_SLAVE\_MODE* and *SPI\_DOUTDIN* are set and *SPI\_DMA\_TX\_ENA* is cleared, the data in *SPI\_W0\_REG* ~ *SPI\_W15\_REG* will be stored into *buf\_tx\_affio*;
  - In CPU-controlled half-duplex transfer, when *SPI\_SLAVE\_MODE* is set, *SPI\_DOUTDIN* is cleared, *Rd\_BUF* command and *SLV\_ADDR[7:0]* are received, the data started from the related address of *SPI\_W0\_REG* ~ *SPI\_W15\_REG* will be stored into *buf\_tx\_affio*;
  - In DMA-controlled full-duplex transfer, when *SPI\_SLAVE\_MODE*, *SPI\_DOUTDIN* and *SPI\_DMA\_TX\_ENA* are set, the data in the configured GDMA TX buffer will be stored into *dma\_tx\_affio*;
  - In DMA-controlled half-duplex transfer, when *SPI\_SLAVE\_MODE* is set, *SPI\_DOUTDIN* is cleared, and *Rd\_DMA* command is received, the data in the configured GDMA TX buffer will be stored into *dma\_tx\_affio*.

The data in *buf\_tx\_affio* or *dma\_tx\_affio* is sent out by *spl\_slv\_dout\_ctrl* module in 1/2/4-bit modes.

### 26.5.8 GP-SPI2 as a Master

GP-SPI2 can be configured as a SPI master by clearing the bit *SPI\_SLAVE\_MODE* in *SPI\_SLAVE\_REG*. In this operation mode, GP-SPI2 provides clock signal (the divided clock from GP-SPI2 module clock) and six CS lines (*CS0* ~ *CS5*).

#### Note:

- The length of transferred data must be an integral multiple of byte (8 bits), otherwise the extra bits will be lost. The extra bits here means the result of total data bits mod 8.
- To transfer bits that is not an integral multiple of byte (8 bits), consider implementing it in CMD state or ADDR state.

### 26.5.8.1 State Machine

When GP-SPI2 works as a master, the state machine controls its various states during data transfer, including configuration (CONF), preparation (PREP), command (CMD), address (ADDR), dummy (DUMMY), data out (DOUT), and data in (DIN) states. GP-SPI2 is mainly used to access 1/2/4-bit SPI devices, such as flash and external RAM, thus the naming of GP-SPI2 states keeps consistent with the sequence naming of flash and external RAM. The meaning of each state is described as follows and Figure 26-6 shows the workflow of GP-SPI2 state machine.

1. IDLE: GP-SPI2 is not active or is operating as slave.
2. CONF: only used in DMA-controlled [configurable segmented transfer](#). Set [SPI\\_USR](#) and [SPI\\_USR\\_CONF](#) to enable this state. If this state is not enabled, it means the current transfer is a single transfer.
3. PREP: prepare an SPI transaction and control SPI CS setup time. Set [SPI\\_USR](#) and [SPI\\_CS\\_SETUP](#) to enable this state.
4. CMD: send command sequence. Set [SPI\\_USR](#) and [SPI\\_USR\\_COMMAND](#) to enable this state.
5. ADDR: send address sequence. Set [SPI\\_USR](#) and [SPI\\_USR\\_ADDR](#) to enable this state.
6. DUMMY (wait cycle): send dummy sequence. Set [SPI\\_USR](#) and [SPI\\_USR\\_DUMMY](#) to enable this state.
7. DATA: transfer data.
  - DOUT: send data sequence. Set [SPI\\_USR](#) and [SPI\\_USR\\_MOSI](#) to enable this state.
  - DIN: receive data sequence. Set [SPI\\_USR](#) and [SPI\\_USR\\_MISO](#) to enable this state.
8. DONE: control SPI CS hold time. Set [SPI\\_USR](#) to enable this state.

**Note:**

To start this state machine, set [SPI\\_USR](#) first. [SPI\\_MST\\_FD\\_WAIT\\_DMA\\_TX\\_DATA](#) controls when [SPI\\_USR](#) takes effect:

- 0: the configured state takes effect immediately after [SPI\\_USR](#) and other control registers are configured.
- 1: if DOUT state is configured, the [SPI\\_USR](#) and other control registers will take effect, and the state machine will start, only when the data is ready in *buf\_tx\_fifo*.




Figure 26-6. GP-SPI2 State Machine as Master

Legend to state flow:

- —: corresponding state condition is not satisfied; repeats current state.
- —: corresponding registers are set and conditions are satisfied; goes to next state.
- —: state registers are not set; skips one or more following states, depending on the registers of the following states are set or not.

Explanation to the conditions listed in the figure above:

- CONF condition:  $gpc[17:0] \geq SPI\_CONF\_BITLEN[17:0]$
- PREP condition:  $gpc[4:0] \geq SPI\_CS\_SETUP\_TIME[4:0]$
- CMD condition:  $gpc[3:0] \geq SPI\_USR\_COMMAND\_BITLEN[3:0]$
- ADDR condition:  $gpc[4:0] \geq SPI\_USR\_ADDR\_BITLEN[4:0]$
- DUMMY condition:  $gpc[7:0] \geq SPI\_USR\_DUMMY\_CYCLELEN[7:0]$
- DOUT condition:  $gpc[17:0] \geq SPI\_MS\_DATA\_BITLEN[17:0]$
- DIN condition:  $gpc[17:0] \geq SPI\_MS\_DATA\_BITLEN[17:0]$
- DONE condition:  $(gpc[4:0] \geq SPI\_CS\_HOLD\_TIME[4:0] \parallel SPI\_CS\_HOLD == 1'b0)$

A counter ( $gpc[17:0]$ ) is used in the state machine to control the cycle length of each state. The states CONF, PREP, CMD, ADDR, DUMMY, DOUT, and DIN can be enabled or disabled independently. The cycle length of each state can also be configured independently.

## 26.5.8.2 Register Configuration for State and Bit Mode Control

### Introduction

The registers, related to GP-SPI2 state control, are listed in Table 26-8. Users can enable QPI mode for GP-SPI2 by setting the bit `SPI_QPI_MODE` in register `SPI_USER_REG`.

Table 26-8. Registers Used for State Control in 1/2/4-bit Modes

State	Control Registers for 1-bit Mode FSPI Bus	Control Registers for 2-bit Mode FSPI Bus	Control Registers for 4-bit Mode FSPI Bus
CMD	<code>SPI_USR_COMMAND_VALUE</code> <code>SPI_USR_COMMAND_BITLEN</code> <code>SPI_USR_COMMAND</code>	<code>SPI_USR_COMMAND_VALUE</code> <code>SPI_USR_COMMAND_BITLEN</code> <code>SPI_FCMD_DUAL</code> <code>SPI_USR_COMMAND</code>	<code>SPI_USR_COMMAND_VALUE</code> <code>SPI_USR_COMMAND_BITLEN</code> <code>SPI_FCMD_QUAD</code> <code>SPI_USR_COMMAND</code>
ADDR	<code>SPI_USR_ADDR_VALUE</code> <code>SPI_USR_ADDR_BITLEN</code> <code>SPI_USR_ADDR</code>	<code>SPI_USR_ADDR_VALUE</code> <code>SPI_USR_ADDR_BITLEN</code> <code>SPI_USR_ADDR</code> <code>SPI_FADDR_DUAL</code>	<code>SPI_USR_ADDR_VALUE</code> <code>SPI_USR_ADDR_BITLEN</code> <code>SPI_USR_ADDR</code> <code>SPI_FADDR_QUAD</code>
DUMMY	<code>SPI_USR_DUMMY_CYCLELEN</code> <code>SPI_USR_DUMMY</code>	<code>SPI_USR_DUMMY_CYCLELEN</code> <code>SPI_USR_DUMMY</code>	<code>SPI_USR_DUMMY_CYCLELEN</code> <code>SPI_USR_DUMMY</code>
DIN	<code>SPI_USR_MISO</code> <code>SPI_MS_DATA_BITLEN</code>	<code>SPI_USR_MISO</code> <code>SPI_MS_DATA_BITLEN</code> <code>SPI_FREAD_DUAL</code>	<code>SPI_USR_MISO</code> <code>SPI_MS_DATA_BITLEN</code> <code>SPI_FREAD_QUAD</code>



Table 26-8. Registers Used for State Control in 1/2/4-bit Modes

State	Control Registers for 1-bit Mode FSPI Bus	Control Registers for 2-bit Mode FSPI Bus	Control Registers for 4-bit Mode FSPI Bus
DOUT	SPI_USR_MOSI SPI_MS_DATA_BITLEN	SPI_USR_MOSI SPI_MS_DATA_BITLEN SPI_FWRITE_DUAL	SPI_USR_MOSI SPI_MS_DATA_BITLEN SPI_FWRITE_QUAD

As shown in Table 26-8, the registers in each cell should be configured to set the FSPI bus to corresponding bit mode, i.e., the mode shown in the table header, at a specific state (corresponding to the first column).

### Configuration

For instance, when GP-SPI2 reads data, and

- CMD is in 1-bit mode
- ADDR is in 2-bit mode
- DUMMY is 8 clock cycles
- DIN is in 4-bit mode

The register configuration can be as follows:

1. Configure CMD state related registers.
  - Configure the required command value in [SPI\\_USR\\_COMMAND\\_VALUE](#).
  - Configure command bit length in [SPI\\_USR\\_COMMAND\\_BITLEN](#). [SPI\\_USR\\_COMMAND\\_BITLEN](#) = expected bit length - 1.
  - Set [SPI\\_USR\\_COMMAND](#).
  - Clear [SPI\\_FCMD\\_DUAL](#) and [SPI\\_FCMD\\_QUAD](#).
2. Configure ADDR state related registers.
  - Configure the required address value in [SPI\\_USR\\_ADDR\\_VALUE](#).
  - Configure address bit length in [SPI\\_USR\\_ADDR\\_BITLEN](#). [SPI\\_USR\\_ADDR\\_BITLEN](#) = expected bit length - 1.
  - Set [SPI\\_USR\\_ADDR](#) and [SPI\\_FADDR\\_DUAL](#).
  - Clear [SPI\\_FADDR\\_QUAD](#).
3. Configure DUMMY state related registers.
  - Configure DUMMY cycles in [SPI\\_USR\\_DUMMY\\_CYCLELEN](#). [SPI\\_USR\\_DUMMY\\_CYCLELEN](#) = expected clock cycles - 1.
  - Set [SPI\\_USR\\_DUMMY](#).
4. Configure DIN state related registers.
  - Configure read data bit length in [SPI\\_MS\\_DATA\\_BITLEN](#). [SPI\\_MS\\_DATA\\_BITLEN](#) = bit length expected - 1.
  - Set [SPI\\_FREAD\\_QUAD](#) and [SPI\\_USR\\_MISO](#).

- Clear [SPI\\_FREAD\\_DUAL](#).
- Configure GDMA in DMA-controlled mode. In CPU-controlled mode, no action is needed.

5. Clear [SPI\\_USR\\_MOSI](#).

6. Set [SPI\\_DMA\\_AFIFO\\_RST](#), [SPI\\_BUF\\_AFIFO\\_RST](#), and [SPI\\_RX\\_AFIFO\\_RST](#) to reset these buffers.

7. Set [SPI\\_USR](#) to start GP-SPI2 transfer.

When writing data (DOUT state), [SPI\\_USR\\_MOSI](#) should be configured instead, while [SPI\\_USR\\_MISO](#) should be cleared. The output data bit length is the value of [SPI\\_MS\\_DATA\\_BITLEN](#) + 1. Output data should be configured in GP-SPI2 data buffer ([SPI\\_W0\\_REG](#) ~ [SPI\\_W15\\_REG](#)) in CPU-controlled mode, or GDMA TX buffer in DMA-controlled mode. The data byte order is incremented from LSB (byte 0) to MSB.

Pay special attention to the command value in [SPI\\_USR\\_COMMAND\\_VALUE](#) and to address value in [SPI\\_USR\\_ADDR\\_VALUE](#).

The configuration of command value is as follows:

**Table 26-9. Sending Sequence of Command Value**

COMMAND_BITLEN <sup>1</sup>	COMMAND_VALUE <sup>2</sup>	BIT_ORDER <sup>3</sup>	Sending Sequence of Command Value
0 - 7	[7:0]	1	<a href="#">COMMAND_VALUE</a> [ <a href="#">COMMAND_BITLEN</a> :0] is sent first.
		0	<a href="#">COMMAND_VALUE</a> [7:7 - <a href="#">COMMAND_BITLEN</a> ] is sent first.
8 - 15	[15:0]	1	<a href="#">COMMAND_VALUE</a> [7:0] is sent first, and then <a href="#">COMMAND_VALUE</a> [ <a href="#">COMMAND_BITLEN</a> :8] is sent.
		0	<a href="#">COMMAND_VALUE</a> [7:0] is sent first, and then <a href="#">COMMAND_VALUE</a> [15:15 - <a href="#">COMMAND_BITLEN</a> ] is sent.

<sup>1</sup> [SPI\\_USR\\_COMMAND\\_BITLEN](#): this field is used to configure the bit length of the command.

<sup>2</sup> [SPI\\_USR\\_COMMAND\\_VALUE](#): command value is written into this field. For which part of this field is used, see the table above.

<sup>3</sup> [SPI\\_WR\\_BIT\\_ORDER](#): 0: LSB first; 1: MSB first.

The configuration of address value is as follows:

**Table 26-10. Sending Sequence of Address Value**

ADDR_BITLEN <sup>1</sup>	ADDR_VALUE <sup>2</sup>	BIT_ORDER <sup>3</sup>	Sending Sequence of Address Value
0 - 7	[31:24]	1	<a href="#">ADDR_VALUE</a> [ <a href="#">ADDR_BITLEN</a> + 24:24] is sent first.
		0	<a href="#">ADDR_VALUE</a> [31:31 - <a href="#">ADDR_BITLEN</a> ] is sent first.
8 - 15	[31:16]	1	<a href="#">ADDR_VALUE</a> [31:24] is sent first, and then <a href="#">ADDR_VALUE</a> [ <a href="#">ADDR_BITLEN</a> + 8:16] is sent.
		0	<a href="#">ADDR_VALUE</a> [31:24] is sent first, and then <a href="#">ADDR_VALUE</a> [23:31 - <a href="#">ADDR_BITLEN</a> ] is sent.
16 - 23	[31:8]	1	<a href="#">ADDR_VALUE</a> [31:16] is sent first, and then <a href="#">ADDR_VALUE</a> [ <a href="#">ADDR_BITLEN</a> - 8:8] is sent.

		0	ADDR_VALUE[31:16] is sent first, and then ADDR_VALUE[15:31 - ADDR_BITLEN] is sent.
24 - 31	[31:0]	1	ADDR_VALUE[31:8] is sent first, and then ADDR_VALUE[ADDR_BITLEN - 24:0] is sent.
		0	ADDR_VALUE[31:8] is sent first, and then ADDR_VALUE[7:31 - ADDR_BITLEN] is sent.

<sup>1</sup> [SPI\\_USR\\_ADDR\\_BITLEN](#): this field is used to configure the bit length of the address.

<sup>2</sup> [SPI\\_USR\\_ADDR\\_VALUE](#): address value is written into this field. For which part of this field is used, see the table above.

<sup>3</sup> [SPI\\_WR\\_BIT\\_ORDER](#): 0: LSB first; 1: MSB first.

### 26.5.8.3 Full-Duplex Communication (1-bit Mode Only)

#### Introduction

GP-SPI2 supports SPI full-duplex communication. In this mode, SPI master provides CLK and CS signals, exchanging data with SPI slave in 1-bit mode via MOSI (FSPID, sending) and MISO (FSPIQ, receiving) at the same time. To enable this communication mode, set the bit [SPI\\_DOUTDIN](#) in register [SPI\\_USER\\_REG](#). Figure 26-7 illustrates the connection of GP-SPI2 with its slave in full-duplex communication.




Figure 26-7. Full-Duplex Communication Between GP-SPI2 Master and a Slave

In full-duplex communication, the behavior of states CMD, ADDR, DUMMY, DOUT and DIN are configurable. Usually, the states CMD, ADDR and DUMMY are not used in this communication. The bit length of transferred data is configured in [SPI\\_MS\\_DATA\\_BITLEN](#). The actual bit length used in communication equals to ([SPI\\_MS\\_DATA\\_BITLEN](#) + 1).

#### Configuration

To start a data transfer, follow the steps below:

- Configure the IO path via IO MUX or GPIO matrix between GP-SPI2 and an external SPI device.
- Configure APB clock (APB\_CLK, see Chapter 7 *Reset and Clock*) and module clock (clk\_spi\_mst) for the GP-SPI2 module.
- Set [SPI\\_DOUTDIN](#) and clear [SPI\\_SLAVE\\_MODE](#), to enable full-duplex communication as master.
- Configure GP-SPI2 registers listed in Table 26-8.
- Configure SPI CS setup time and hold time according to Section 26.6.
- Set the property of FSPICLK according to Section 26.7.

- Prepare data according to the selected transfer mode:
  - In CPU-controlled MOSI mode, prepare data in registers [SPI\\_W0\\_REG](#) ~ [SPI\\_W15\\_REG](#).
  - In DMA-controlled mode,
    - \* configure [SPI\\_DMA\\_TX\\_ENA/SPI\\_DMA\\_RX\\_ENA](#),
    - \* configure GDMA TX/RX link,
    - \* and start GDMA TX/RX engine, as described in Section [26.5.6](#) and Section [26.5.7](#).
- Configure interrupts and wait for SPI slave to get ready for transfer.
- Set [SPI\\_DMA\\_AFIFO\\_RST](#), [SPI\\_BUF\\_AFIFO\\_RST](#), and [SPI\\_RX\\_AFIFO\\_RST](#) to reset these buffers.
- Set [SPI\\_USR](#) in register [SPI\\_CMD\\_REG](#) to start the transfer and wait for the configured interrupts.

#### 26.5.8.4 Half-Duplex Communication (1/2/4-bit Mode)

##### Introduction

In this mode, GP-SPI2 provides CLK and CS signals. Only one side (SPI master or slave) can send data at a time, while the other side receives the data. To enable this communication mode, clear the bit [SPI\\_DOUTDIN](#) in register [SPI\\_USER\\_REG](#). The standard format of SPI half-duplex communication is CMD + [ADDR +] [DUMMY +] [DOUT or DIN]. The states ADDR, DUMMY, DOUT, and DIN are optional, and can be disabled or enabled independently.

As described in Section [26.5.8.2](#), the properties of GP-SPI2 states: CMD, ADDR, DUMMY, DOUT and DIN, such as cycle length, value, and parallel bus bit mode, can be set independently. For the register configuration, see Table [26-8](#).

The detailed properties of half-duplex GP-SPI2 are as follows:

1. CMD: 0 ~ 16 bits, master output, slave input.
2. ADDR: 0 ~ 32 bits, master output, slave input.
3. DUMMY: 0 ~ 256 FSPICLK cycles, master output, slave input.
4. DOUT: 0 ~ 512 bits (64 B) in CPU-controlled mode and 0 ~ 256 Kbits (32 KB) in DMA-controlled mode, master output, slave input.
5. DIN: 0 ~ 512 bits (64 B) in CPU-controlled mode and 0 ~ 256 Kbits (32 KB) in DMA-controlled mode, master input, slave output.

##### Configuration

The register configuration is as follows:

1. Configure the IO path via IO MUX or GPIO matrix between GP-SPI2 and an external SPI device.
2. Configure APB clock ([APB\\_CLK](#)) and module clock ([clk\\_spi\\_mst](#)) for the GP-SPI2 module.
3. Clear [SPI\\_DOUTDIN](#) and [SPI\\_SLAVE\\_MODE](#), to enable half-duplex communication as master.
4. Configure GP-SPI2 registers listed in Table [26-8](#).
5. Configure SPI CS setup time and hold time according to Section [26.6](#).
6. Set the property of FSPICLK according to Section [26.7](#).

7. Prepare data according to the selected transfer mode:

- In CPU-controlled MOSI mode, prepare data in registers [SPI\\_W0\\_REG](#) ~ [SPI\\_W15\\_REG](#).
- In DMA-controlled mode,
  - configure [SPI\\_DMA\\_TX\\_ENA/SPI\\_DMA\\_RX\\_ENA](#),
  - configure GDMA TX/RX link,
  - and start GDMA TX/RX engine, as described in Section [26.5.6](#) and Section [26.5.7](#).


8. Configure interrupts and wait for SPI slave to get ready for transfer.

9. Set [SPI\\_DMA\\_AFIFO\\_RST](#), [SPI\\_BUF\\_AFIFO\\_RST](#), and [SPI\\_RX\\_AFIFO\\_RST](#) to reset these buffers.

10. Set [SPI\\_USR](#) in register [SPI\\_CMD\\_REG](#) to start the transfer and wait for the configured interrupts.


**Application Example**

The following example shows how GP-SPI2 accesses flash and external RAM in master half-duplex mode.



**Figure 26-8. Connection of GP-SPI2 to Flash and External RAM in 4-bit Mode**

Figure [26-9](#) indicates GP-SPI2 Quad I/O Read sequence according to standard flash specification. Other GP-SPI2 command sequences are implemented in accordance with the requirements of SPI slaves.



**Figure 26-9. SPI Quad I/O Read Command Sequence Sent by GP-SPI2 to Flash**

### 26.5.8.5 DMA-Controlled Configurable Segmented Transfer

#### Note:

Note that there is no separate section on how to configure a single transfer as master, since the CONF state of a configurable segmented transfer can be skipped to implement a single transfer.

#### Introduction

When GP-SPI2 works as a master, it provides a feature named configurable segmented transfer controlled by DMA.

A DMA-controlled transfer as master can be

- a single transfer, consisting of only one transaction;
- or a configurable segmented transfer, consisting of several transactions (segments).

In a configurable segmented transfer, the registers of each single transaction (segment) are configurable. This feature enables GP-SPI2 to do as many transactions (segments) as configured after such transfer is triggered once by the CPU. Figure 26-10 shows how this feature works.




Figure 26-10. Configurable Segmented Transfer as Master

As shown in Figure 26-10, the registers for one transaction (segment *n*) can be reconfigured by GP-SPI2 hardware according to the content in its `Conf_bufn` during a CONF state, before this segment starts.

It's recommended to provide separate GDMA CONF links and CONF buffers (`Conf_bufi` in Figure 26-10) for each CONF state. A GDMA TX link is used to connect all the CONF buffers and TX data buffers (`Tx_bufi` in Figure 26-10) into a chain. Hence, the behavior of the FSPI bus in each segment can be controlled independently.

For example, in a configurable segmented transfer, its segment *i*, segment *j*, and segment *k* can be configured to full-duplex, half-duplex MISO, and half-duplex MOSI, respectively. *i*, *j*, and *k* represent different segment numbers.

Meanwhile, the state of GP-SPI2, the data length and cycle length of the FSPI bus, and the behavior of the GDMA, can be configured independently for each segment. When this whole DMA-controlled transfer (consisting of several segments) has finished, a GP-SPI2 interrupt, `SPI_DMA_SEG_TRANS_DONE_INT`, is triggered.

#### Configuration

1. Configure the IO path via IO MUX or GPIO matrix between GP-SPI2 and an external SPI device.
2. Configure APB clock (APB\_CLK) and module clock (clk\_spi\_mst) for GP-SPI2 module.
3. Clear [SPI\\_DOUTDIN](#) and [SPI\\_SLAVE\\_MODE](#), to enable half-duplex communication as master.
4. Configure GP-SPI2 registers listed in Table 26-8.
5. Configure SPI CS setup time and hold time according to Section 26.6.
6. Set the property of FSPICLK according to Section 26.7.
7. Prepare descriptors for GDMA CONF buffer and TX data (optional) for each segment. Chain the descriptors of CONF buffer and TX buffers of several segments into one linked list.
8. Similarly, prepare descriptors for RX buffers for each segment and chain them into one linked list.
9. Configure all the needed CONF buffers, TX buffers and RX buffers, respectively for each segment before this DMA-controlled transfer begins.
10. Point [GDMA\\_OUTLINK\\_ADDR\\_CH \$n\$](#)  to the head address of the CONF and TX buffer descriptor linked list, and then set [GDMA\\_OUTLINK\\_START\\_CH \$n\$](#)  to start the TX GDMA.
11. Clear the bit [SPI\\_RX\\_EOF\\_EN](#) in register [SPI\\_DMA\\_CONF\\_REG](#). Point [GDMA\\_INLINK\\_ADDR\\_CH \$n\$](#)  to the head address of the RX buffer descriptor linked list, and then set [GDMA\\_INLINK\\_START\\_CH \$n\$](#)  to start the RX GDMA.
12. Set [SPI\\_USR\\_CONF](#) to enable CONF state.
13. Set [SPI\\_DMA\\_SEG\\_TRANS\\_DONE\\_INT\\_ENA](#) to enable the [SPI\\_DMA\\_SEG\\_TRANS\\_DONE\\_INT](#) interrupt. Configure other interrupts if needed according to Section 26.9.
14. Wait for all the slaves to get ready for transfer.
15. Set [SPI\\_DMA\\_AFIFO\\_RST](#), [SPI\\_BUF\\_AFIFO\\_RST](#) and [SPI\\_RX\\_AFIFO\\_RST](#), to reset these buffers.
16. Set [SPI\\_USR](#) to start this DMA-controlled transfer.
17. Wait for [SPI\\_DMA\\_SEG\\_TRANS\\_DONE\\_INT](#) interrupt, which means this transfer has finished and the data has been stored into corresponding memory.

### Configuration of CONF Buffer and Magic Value

In a configurable segmented transfer, only registers which will change from the last transaction (segment) need to be re-configured to new values in CONF state. The configuration of other registers can be skipped (i.e., kept the same) to save time and chip resources.

The first word in GDMA CONF buffer $i$ , called [SPI\\_BIT\\_MAP\\_WORD](#), defines whether each GP-SPI2 register is to be updated or not in segment $i$ . The relation of [SPI\\_BIT\\_MAP\\_WORD](#) and GP-SPI2 registers to update can be seen in Bitmap (BM) Table, Table 26-11. If a bit in the BM table is set to 1, its corresponding register value will be updated in this segment. Otherwise, if some registers should be kept from being changed, the related bits should be set to 0.

Table 26-11. BM Table for CONF State

BM Bit	Register Name	BM Bit	Register Name
0	<a href="#">SPI_ADDR_REG</a>	7	<a href="#">SPI_MISC_REG</a>
1	<a href="#">SPI_CTRL_REG</a>	8	<a href="#">SPI_DIN_MODE_REG</a>
2	<a href="#">SPI_CLOCK_REG</a>	9	<a href="#">SPI_DIN_NUM_REG</a>
3	<a href="#">SPI_USER_REG</a>	10	<a href="#">SPI_DOUT_MODE_REG</a>
4	<a href="#">SPI_USER1_REG</a>	11	<a href="#">SPI_DMA_CONF_REG</a>
5	<a href="#">SPI_USER2_REG</a>	12	<a href="#">SPI_DMA_INT_ENA_REG</a>
6	<a href="#">SPI_MS_DLEN_REG</a>	13	<a href="#">SPI_DMA_INT_CLR_REG</a>

Then new values of all the registers to be modified should be placed right after `SPI_BIT_MAP_WORD`, in consecutive words in the CONF buffer.

To ensure the correctness of the content in each CONF buffer, the value in `SPI_BIT_MAP_WORD[31:28]` is used as “magic value”, and will be compared with `SPI_DMA_SEG_MAGIC_VALUE` in register `SPI_SLAVE_REG`. The value of `SPI_DMA_SEG_MAGIC_VALUE` should be configured before this DMA-controlled transfer starts, and can not be changed during these segments.

- If `SPI_BIT_MAP_WORD[31:28] == SPI_DMA_SEG_MAGIC_VALUE`, this DMA-controlled transfer continues normally; the interrupt `SPI_DMA_SEG_TRANS_DONE_INT` is triggered at the end of this DMA-controlled transfer.
- If `SPI_BIT_MAP_WORD[31:28] != SPI_DMA_SEG_MAGIC_VALUE`, GP-SPI2 state (`spi_st`) goes back to IDLE and the transfer is ended immediately. The interrupt `SPI_DMA_SEG_TRANS_DONE_INT` is still triggered, with `SPI_SEG_MAGIC_ERR_INT_RAW` bit set to 1.

### CONF Buffer Configuration Example

Table 26-12 and Table 26-13 provide an example to show how to configure a CONF buffer for a transaction (segment *i*) in which `SPI_ADDR_REG`, `SPI_CTRL_REG`, `SPI_CLOCK_REG`, `SPI_USER_REG`, `SPI_USER1_REG` need to be updated.

Table 26-12. An Example of CONF buffer *i* in Segment *i*

CONF buffer <i>i</i>	Note
<code>SPI_BIT_MAP_WORD</code>	The first word in this buffer. Its value is 0xA000001F in this example when the <code>SPI_DMA_SEG_MAGIC_VALUE</code> is set to 0xA. As shown in Table 26-13, bits 0, 1, 2, 3, and 4 are set, indicating the following registers will be updated.
<code>SPI_ADDR_REG</code>	The second word, stores the new value to <code>SPI_ADDR_REG</code> .
<code>SPI_CTRL_REG</code>	The third word, stores the new value to <code>SPI_CTRL_REG</code> .
<code>SPI_CLOCK_REG</code>	The fourth word, stores the new value to <code>SPI_CLOCK_REG</code> .
<code>SPI_USER_REG</code>	The fifth word, stores the new value to <code>SPI_USER_REG</code> .
<code>SPI_USER1_REG</code>	The sixth word, stores the new value to <code>SPI_USER1_REG</code> .



Table 26-13. BM Bit Value v.s. Register to Be Updated in This Example

BM Bit	Value	Register Name	BM Bit	Value	Register Name
0	1	<a href="#">SPI_ADDR_REG</a>	7	0	<a href="#">SPI_MISC_REG</a>
1	1	<a href="#">SPI_CTRL_REG</a>	8	0	<a href="#">SPI_DIN_MODE_REG</a>
2	1	<a href="#">SPI_CLOCK_REG</a>	9	0	<a href="#">SPI_DIN_NUM_REG</a>
3	1	<a href="#">SPI_USER_REG</a>	10	0	<a href="#">SPI_DOUT_MODE_REG</a>
4	1	<a href="#">SPI_USER1_REG</a>	11	0	<a href="#">SPI_DMA_CONF_REG</a>
5	0	<a href="#">SPI_USER2_REG</a>	12	0	<a href="#">SPI_DMA_INT_ENA_REG</a>
6	0	<a href="#">SPI_MS_DLEN_REG</a>	13	0	<a href="#">SPI_DMA_INT_CLR_REG</a>

**Notes:**

In a DMA-controlled configurable segmented transfer, please pay special attention to the following bits:

- [SPI\\_USR\\_CONF](#): set [SPI\\_USR\\_CONF](#) before [SPI\\_USR](#) is set, to enable this transfer.
- [SPI\\_USR\\_CONF\\_NXT](#): if segment *i* is not the final transaction of this whole DMA-controlled transfer, its [SPI\\_USR\\_CONF\\_NXT](#) bit should be set to 1.
- [SPI\\_CONF\\_BITLEN](#): GP-SPI2 CS setup time and hold time are programmable independently in each segment, see Section 26.6 for detailed configuration. The CS high time in each segment is about:

$$(\text{SPI\_CONF\_BITLEN} + 5) \times T_{APB\_CLK}$$

The CS high time in CONF state can be set from 62.5  $\mu\text{s}$  to 3.2768 ms when  $f_{APB\_CLK}$  is 80 MHz.  $(\text{SPI\_CONF\_BITLEN} + 5)$  will overflow from  $(0x40000 - \text{SPI\_CONF\_BITLEN} - 5)$  if [SPI\\_CONF\\_BITLEN](#) is larger than 0x3FFFA.

### 26.5.9 GP-SPI2 Works as a Slave

GP-SPI2 can be used as a slave to communicate with an SPI master. As a slave, GP-SPI2 supports 1-bit SPI, 2-bit dual SPI, 4-bit quad SPI, and QPI modes, with specific communication formats. To enable this mode, set [SPI\\_SLAVE\\_MODE](#) in register [SPI\\_SLAVE\\_REG](#).

The CS signal must be held low during the transmission, and its falling/rising edges indicate the start/end of a single or segmented transmission. The length of transferred data must be in unit of bytes, otherwise the extra bits will be lost. The extra bits here means the result of total bits % 8.

#### 26.5.9.1 Communication Formats

In GP-SPI2 as slave, SPI full-duplex and half-duplex communications are available. To select from the two communications, configure [SPI\\_DOUTDIN](#) in register [SPI\\_USER\\_REG](#).

Full-duplex communication means that input data and output data are transmitted simultaneously throughout the entire transaction. All bits are treated as input or output data, which means no command, address or dummy states are expected. The interrupt [SPI\\_TRANS\\_DONE\\_INT](#) is triggered once the transaction ends.

In half-duplex communication, the format is CMD+ADDR+DUMMY+DATA (DIN or DOUT).

- “DIN” means that an SPI master reads data from GP-SPI2.
- “DOUT” means that an SPI master writes data to GP-SPI2.

The detailed properties of each state are as follows:

1. CMD:

- Indicate the function of SPI slave;
- One byte from master to slave;
- Only the values in Table 26-14 and Table 26-15 are valid;
- Can be sent in 1-bit SPI mode or 4-bit QPI mode.

2. ADDR:

- The address for `Wr_BUF` and `Rd_BUF` commands in CPU-controlled transfer, or placeholder bits in other transfers and can be defined by application;
- One byte from master to slave;
- Can be sent in 1-bit, 2-bit or 4-bit modes (according to the command).

3. DUMMY:

- Its value is meaningless. SPI slave prepares data in this state;
- Bit mode of FSPI bus is also meaningless here;
- Last for eight SPI\_CLK cycles.

4. DIN or DOUT:

- Data length can be 0 ~ 64 B in CPU-controlled mode and unlimited in DMA-controlled mode;
- Can be sent in 1-bit, 2-bit or 4-bit modes according to the CMD value.

**Note:**

The states of ADDR and DUMMY can never be skipped in any half-duplex communications.

When a half-duplex transaction is complete, the transferred CMD and ADDR values are latched into `SPI_SLV_LAST_COMMAND` and `SPI_SLV_LAST_ADDR` respectively. The `SPI_SLV_CMD_ERR_INT_RAW` will be set if the transferred CMD value is not supported by GP-SPI2 as slave. The `SPI_SLV_CMD_ERR_INT_RAW` can only be cleared by software.

### 26.5.9.2 Supported CMD Values in Half-Duplex Communication

In half-duplex communication, the defined values of CMD determine the transfer types. Unsupported CMD values are disregarded, meanwhile the related transfer is ignored and `SPI_SLV_CMD_ERR_INT_RAW` is set. The transfer format is CMD (8 bits) + ADDR (8 bits) + DUMMY (8 SPI\_CLK cycles) + DATA (unit in bytes). The detailed description of CMD[3:0] is as follows:

- 0x1 (`Wr_BUF`): CPU-controlled write mode. Master sends data and GP-SPI2 receives data. The data is stored in the related address of `SPI_W0_REG` ~ `SPI_W15_REG`.
- 0x2 (`Rd_BUF`): CPU-controlled read mode. Master receives the data sent by GP-SPI2. The data comes from the related address of `SPI_W0_REG` ~ `SPI_W15_REG`.
- 0x3 (`Wr_DMA`): DMA-controlled write mode. Master sends data and GP-SPI2 receives data. The data is stored in GP-SPI2 GDMA RX buffer.

- 0x4 (Rd\_DMA): DMA-controlled read mode. Master receives the data sent by GP-SPI2. The data comes from GP-SPI2 GDMA TX buffer.
- 0x7 (CMD7): used to generate an [SPI\\_SLV\\_CMD7\\_INT](#) interrupt. It can also generate a GDMA\_IN\_SUC\_EOF\_CH<sub>n</sub>\_INT interrupt in a slave segmented transfer when GDMA RX link is used. But it will not end GP-SPI2's slave segmented transfer.
- 0x8 (CMD8): only used to generate an [SPI\\_SLV\\_CMD8\\_INT](#) interrupt, which will not end GP-SPI2's slave segmented transfer.
- 0x9 (CMD9): only used to generate an [SPI\\_SLV\\_CMD9\\_INT](#) interrupt, which will not end GP-SPI2's slave segmented transfer.
- 0xA (CMDA): only used to generate an [SPI\\_SLV\\_CMDA\\_INT](#) interrupt, which will not end GP-SPI2's slave segmented transfer.

The detailed function of CMD7, CMD8, CMD9, and CMDA commands is reserved for user definition. These commands can be used as handshake signals, as passwords of some specific functions, as triggers of some user defined actions, and so on.

1/2/4-bit modes in states of CMD, ADDR, DATA are supported, which are determined by value of CMD[7:4]. The DUMMY state is always in 1-bit mode and lasts for eight SPI\_CLK cycles. The definition of CMD[7:4] is as follows:

- 0x0: CMD, ADDR, and DATA states all are in 1-bit mode.
- 0x1: CMD and ADDR are in 1-bit mode. DATA is in 2-bit mode.
- 0x2: CMD and ADDR are in 1-bit mode. DATA is in 4-bit mode.
- 0x5: CMD is in 1-bit mode. ADDR and DATA are in 2-bit mode.
- 0xA: CMD is in 1-bit mode, ADDR and DATA are in 4-bit mode or in QPI mode.

In addition, if the value of CMD[7:0] is 0x05, 0xA5, 0x06, or 0xDD, DUMMY and DATA states are skipped. The definition of CMD[7:0] is as follows:

- 0x05 (End\_SEG\_TRANS): master sends 0x05 command to end slave segmented transfer in SPI mode.
- 0xA5 (End\_SEG\_TRANS): master sends 0xA5 command to end slave segmented transfer in QPI mode.
- 0x06 (En\_QPI): GP-SPI2 enters QPI mode when receiving the 0x06 command and the bit [SPI\\_QPI\\_MODE](#) in register [SPI\\_USER\\_REG](#) is set.
- 0xDD (Ex\_QPI): GP-SPI2 exits QPI mode when receiving the 0xDD command and the bit [SPI\\_QPI\\_MODE](#) is cleared.

All the CMD values supported by GP-SPI2 are listed in Table 26-14 and Table 26-15. Note that DUMMY state is always in 1-bit mode and lasts for eight SPI\_CLK cycles.

**Table 26-14. Supported CMD Values in SPI Mode**

Transfer Type	CMD[7:0]	CMD State	ADDR State	DATA State
Wr_BUF	0x01	1-bit mode	1-bit mode	1-bit mode
	0x11	1-bit mode	1-bit mode	2-bit mode
	0x21	1-bit mode	1-bit mode	4-bit mode
	0x51	1-bit mode	2-bit mode	2-bit mode

Table 26-14. Supported CMD Values in SPI Mode

Transfer Type	CMD[7:0]	CMD State	ADDR State	DATA State
	0xA1	1-bit mode	4-bit mode	4-bit mode
Rd_BUF	0x02	1-bit mode	1-bit mode	1-bit mode
	0x12	1-bit mode	1-bit mode	2-bit mode
	0x22	1-bit mode	1-bit mode	4-bit mode
	0x52	1-bit mode	2-bit mode	2-bit mode
	0xA2	1-bit mode	4-bit mode	4-bit mode
Wr_DMA	0x03	1-bit mode	1-bit mode	1-bit mode
	0x13	1-bit mode	1-bit mode	2-bit mode
	0x23	1-bit mode	1-bit mode	4-bit mode
	0x53	1-bit mode	2-bit mode	2-bit mode
	0xA3	1-bit mode	4-bit mode	4-bit mode
Rd_DMA	0x04	1-bit mode	1-bit mode	1-bit mode
	0x14	1-bit mode	1-bit mode	2-bit mode
	0x24	1-bit mode	1-bit mode	4-bit mode
	0x54	1-bit mode	2-bit mode	2-bit mode
	0xA4	1-bit mode	4-bit mode	4-bit mode
CMD7	0x07	1-bit mode	1-bit mode	-
	0x17	1-bit mode	1-bit mode	-
	0x27	1-bit mode	1-bit mode	-
	0x57	1-bit mode	2-bit mode	-
	0xA7	1-bit mode	4-bit mode	-
CMD8	0x08	1-bit mode	1-bit mode	-
	0x18	1-bit mode	1-bit mode	-
	0x28	1-bit mode	1-bit mode	-
	0x58	1-bit mode	2-bit mode	-
	0xA8	1-bit mode	4-bit mode	-
CMD9	0x09	1-bit mode	1-bit mode	-
	0x19	1-bit mode	1-bit mode	-
	0x29	1-bit mode	1-bit mode	-
	0x59	1-bit mode	2-bit mode	-
	0xA9	1-bit mode	4-bit mode	-
CMDA	0x0A	1-bit mode	1-bit mode	-
	0x1A	1-bit mode	1-bit mode	-
	0x2A	1-bit mode	1-bit mode	-
	0x5A	1-bit mode	2-bit mode	-
	0xAA	1-bit mode	4-bit mode	-
End_SEG_TRANS	0x05	1-bit mode	-	-
En_QPI	0x06	1-bit mode	-	-

Table 26-15. Supported CMD Values in QPI Mode

Transfer Type	CMD[7:0]	CMD State	ADDR State	DATA State
Wr_BUF	0xA1	4-bit mode	4-bit mode	4-bit mode
Rd_BUF	0xA2	4-bit mode	4-bit mode	4-bit mode
Wr_DMA	0xA3	4-bit mode	4-bit mode	4-bit mode
Rd_DMA	0xA4	4-bit mode	4-bit mode	4-bit mode
CMD7	0xA7	4-bit mode	4-bit mode	-
CMD8	0xA8	4-bit mode	4-bit mode	-
CMD9	0xA9	4-bit mode	4-bit mode	-
CMDA	0xAA	4-bit mode	4-bit mode	-
End_SEG_TRANS	0xA5	4-bit mode	4-bit mode	-
Ex_QPI	0xDD	4-bit mode	4-bit mode	-

Master sends 0x06 CMD (En\_QPI) to set GP-SPI2 slave to QPI mode and all the states of supported transfer will be in 4-bit mode afterwards. If 0xDD CMD (Ex\_QPI) is received, GP-SPI2 slave will be back to SPI mode.

Other transfer types than these described in Table 26-14 and Table 26-15 are ignored. If the transferred data is not in unit of byte, GP-SPI2 will send or receive the data in unit of byte, but the extra bits (the result of total bits mod 8) will be lost. But if the CS low time is longer than 2 APB clock (APB\_CLK) cycles, [SPI\\_TRANS\\_DONE\\_INT](#) will be triggered. For more information on interrupts triggered at the end of transmissions, please refer to Section 26.9.

### 26.5.9.3 Slave Single Transfer and Slave Segmented Transfer

When GP-SPI2 works as a slave, it supports full-duplex and half-duplex communications controlled by DMA and by CPU. DMA-controlled transfer can be a single transfer, or a slave segmented transfer consisting of several transactions (segments). The CPU-controlled transfer can only be one single transfer, since each CPU-controlled transaction needs to be triggered by CPU.

In a slave segmented transfer, all transfer types listed in Table 26-14 and Table 26-15 are supported in a single transaction (segment). It means that CPU-controlled transaction and DMA-controlled transaction can be mixed in one slave segmented transfer.

It is recommended that in a slave segmented transfer:

- CPU-controlled transaction is used for handshake communication and short data transfers.
- DMA-controlled transaction is used for large data transfers.

### 26.5.9.4 Configuration of Slave Single Transfer

When operating as slave, GP-SPI2 supports CPU/DMA-controlled full-duplex/half-duplex single transfers. The register configuration procedure is as follows:

1. Configure the IO path via IO MUX or GPIO matrix between GP-SPI2 and an external SPI device.
2. Configure APB clock (APB\_CLK).
3. Set the bit [SPI\\_SLAVE\\_MODE](#) to enable slave mode.

4. Configure `SPI_DOUTDIN`:
  - 1: enable full-duplex communication.
  - 0: enable half-duplex communication.
5. Prepare data:
  - if CPU-controlled transfer mode is selected and GP-SPI2 is used to send data, then prepare data in registers `SPI_W0_REG` ~ `SPI_W15_REG`.
  - if DMA-controlled transfer mode is selected,
    - configure `SPI_DMA_TX_ENA/SPI_DMA_RX_ENA` and `SPI_RX_EOF_EN`,
    - configure GDMA TX/RX link,
    - and start GDMA TX/RX engine, as described in Section 26.5.6 and Section 26.5.7.
6. Set `SPI_DMA_AFIFO_RST`, `SPI_BUF_AFIFO_RST`, and `SPI_RX_AFIFO_RST` to reset these buffers.
7. Clear `SPI_DMA_SLV_SEG_TRANS_EN` in register `SPI_DMA_CONF_REG` to enable slave single transfer mode.
8. Set `SPI_TRANS_DONE_INT_ENA` in `SPI_DMA_INT_ENA_REG` and wait for the interrupt `SPI_TRANS_DONE_INT`. In DMA-controlled mode, it is recommended to wait for the interrupt `GDMA_IN_SUC_EOF_CHn_INT` when GDMA RX buffer is used, which means that data has been stored in the related memory. Other interrupts described in Section 26.9 are optional.

### 26.5.9.5 Configuration of Slave Segmented Transfer in Half-Duplex

GDMA must be used in this mode. The register configuration procedure is as follows:

1. Configure the IO path via IO MUX or GPIO matrix between GP-SPI2 and an external SPI device.
2. Configure APB clock (`APB_CLK`).
3. Set `SPI_SLAVE_MODE` to enable slave mode.
4. Clear `SPI_DOUTDIN` to enable half-duplex communication.
5. Prepare data in registers `SPI_W0_REG` ~ `SPI_W15_REG`, if needed.
6. Set `SPI_DMA_AFIFO_RST`, `SPI_BUF_AFIFO_RST`, and `SPI_RX_AFIFO_RST` to reset these buffers.
7. Set bits `SPI_DMA_RX_ENA` and `SPI_DMA_TX_ENA`. Clear the bit `SPI_RX_EOF_EN`. Configure GDMA TX/RX link and start GDMA TX/RX engine, as shown in Section 26.5.6 and Section 26.5.7.
8. Set `SPI_DMA_SLV_SEG_TRANS_EN` in `SPI_DMA_CONF_REG` to enable slave segmented transfer.
9. Set `SPI_DMA_SEG_TRANS_DONE_INT_ENA` in `SPI_DMA_INT_ENA_REG` and wait for the interrupt `SPI_DMA_SEG_TRANS_DONE_INT`, which means that the segmented transfer has finished and data has been put into the related memory. Other interrupts described in Section 26.9 are optional.

When `End_SEG_TRANS` (0x05 in SPI mode, 0xA5 in QPI mode) is received by GP-SPI2, this slave segmented transfer is ended and the interrupt `SPI_DMA_SEG_TRANS_DONE_INT` is triggered.

### 26.5.9.6 Configuration of Slave Segmented Transfer in Full-Duplex

GDMA must be used in this mode. In such transfer, the data is transferred from and to the GDMA buffer. The interrupt `GDMA_IN_SUC_EOF_CH $n$`  \_INT is triggered when the transfer ends. The configuration procedure is as follows:

1. Configure the IO path via IO MUX or GPIO matrix between GP-SPI2 and an external SPI device.
2. Configure APB clock (APB\_CLK).
3. Set `SPI_SLAVE_MODE` and `SPI_DOUTDIN`, to enable full-duplex communication as slave.
4. Set `SPI_DMA_AFIFO_RST`, `SPI_BUF_AFIFO_RST`, and `SPI_RX_AFIFO_RST`, to reset these buffers.
5. Set `SPI_DMA_TX_ENA/SPI_DMA_RX_ENA`. Configure GDMA TX/RX link and start GDMA TX/RX engine, as shown in Section 26.5.6 and Section 26.5.7.
6. Set the bit `SPI_RX_EOF_EN` in register `SPI_DMA_CONF_REG`. Configure `SPI_MS_DATA_BITLEN[17:0]` in register `SPI_MS_DLEN_REG` to the byte length of the received DMA data.
7. Set `SPI_DMA_SLV_SEG_TRANS_EN` in `SPI_DMA_CONF_REG` to enable slave segmented transfer mode.
8. Set `GDMA_IN_SUC_EOF_CH $n$ _INT_ENA` and wait for the interrupt `GDMA_IN_SUC_EOF_CH $n$ _INT`.

## 26.6 CS Setup Time and Hold Time Control

SPI bus CS (`SPI_CS`) setup time and hold time are very important to meet the timing requirements of various SPI devices (e.g., flash or PSRAM).

CS setup time is the time between the CS falling edge and the first latch edge of SPI bus CLK (`SPI_CLK`). The first latch edge for mode 0 and mode 3 is rising edge, and falling edge for mode 2 and mode 4.

CS hold time is the time between the last latch edge of `SPI_CLK` and the CS rising edge.

When operating as slave, the CS setup time and hold time should be longer than  $0.5 \times T\_SPI\_CLK$ , otherwise the SPI transfer may be incorrect.  $T\_SPI\_CLK$  is one cycle of `SPI_CLK`.


When operating as master, set the CS setup time by specifying `SPI_CS_SETUP` in `SPI_USER_REG` and `SPI_CS_SETUP_TIME` in `SPI_USER1_REG`:

- If `SPI_CS_SETUP` is cleared, the SPI CS setup time is  $0.5 \times T\_SPI\_CLK$ .
- If `SPI_CS_SETUP` is set, the SPI CS setup time is  $(SPI\_CS\_SETUP\_TIME + 1.5) \times T\_SPI\_CLK$ .

Set the CS hold time by specifying `SPI_CS_HOLD` in `SPI_USER_REG` and `SPI_CS_HOLD_TIME` in `SPI_USER1_REG`:

- If `SPI_CS_HOLD` is cleared, the SPI CS hold time is  $0.5 \times T\_SPI\_CLK$ ;
- If `SPI_CS_HOLD` is set, the SPI CS hold time is  $(SPI\_CS\_HOLD\_TIME + 1.5) \times T\_SPI\_CLK$ .


Figure 26-11 and Figure 26-12 show the recommended CS timing and register configuration to access external RAM and flash.



Register Configurations:

SPI\_CS\_SETUP = 1; SPI\_CS\_SETUP\_TIME = 0;  
 SPI\_CS\_HOLD = 1; SPI\_CS\_HOLD\_TIME = 1.

Figure 26-11. Recommended CS Timing and Settings When Accessing External RAM



Register Configurations:

SPI\_CS\_SETUP = 1; SPI\_CS\_SETUP\_TIME = 0;  
 SPI\_CS\_HOLD = 1; SPI\_CS\_HOLD\_TIME = 0.

Figure 26-12. Recommended CS Timing and Settings When Accessing Flash

## 26.7 GP-SPI2 Clock Control

GP-SPI2 has the following clocks:

- clk\_spi\_mst: module clock of GP-SPI2, derived from PLL\_CLK. Used in GP-SPI2 as master to generate SPI\_CLK signal for data transfer and for slaves.
- SPI\_CLK: output clock as master.
- APB\_CLK: clock for register configuration.

clk\_spi\_mst is enabled by PCR\_SPI2\_MST\_CLK\_ACTIVE\_I and its clock source is controlled by PCR\_SPI2\_MST\_CLK\_SEL\_I[1:0]:

- 0: XTAL\_CLK



- 1: PLL\_F80M\_CLK
- 2: RC\_FAST\_CLK

When operating as master, the maximum output clock frequency of GP-SPI2 is  $f_{clk\_spi\_mst}$ . To have slower frequencies, the output clock frequency can be divided as follows:

$$f_{SPI\_CLK} = \frac{f_{clk\_spi\_mst}}{(SPI\_CLKCNT\_N + 1)(SPI\_CLKDIV\_PRE + 1)}$$

The divider is configured by `SPI_CLKCNT_N` and `SPI_CLKDIV_PRE` in register `SPI_CLOCK_REG`. When the bit `SPI_CLK_EQU_SYSCLK` in register `SPI_CLOCK_REG` is set to 1, the output clock frequency of GP-SPI2 will be  $f_{clk\_spi\_mst}$ . For other integral clock divisions, `SPI_CLK_EQU_SYSCLK` should be set to 0.

When operating as slave, the supported input clock frequency ( $f_{SPI\_CLK}$ ) of GP-SPI2 is:

- If  $f_{APB\_CLK} \geq 60$  MHz,  $f_{SPI\_CLK} \leq 60$  MHz;
- If  $f_{APB\_CLK} < 60$  MHz,  $f_{SPI\_CLK} \leq f_{APB\_CLK}$ .

### 26.7.1 Clock Phase and Polarity

SPI protocol has four clock modes, i.e., modes 0 ~ 3. See Figure 26-13 and Figure 26-14 (excerpted from SPI protocol):




Figure 26-13. SPI Clock Mode 0 or 2




Figure 26-14. SPI Clock Mode 1 or 3

1. Mode 0: CPOL = 0, CPHA = 0; SCK is 0 when the SPI is in idle state; data is changed on the negative edge of SCK and sampled on the positive edge. The first data is shifted out before the first negative edge of SCK.
2. Mode 1: CPOL = 0, CPHA = 1; SCK is 0 when the SPI is in idle state; data is changed on the positive edge of SCK and sampled on the negative edge.
3. Mode 2: CPOL = 1, CPHA = 0; SCK is 1 when the SPI is in idle state; data is changed on the positive edge of SCK and sampled on the negative edge. The first data is shifted out before the first positive edge of SCK.
4. Mode 3: CPOL = 1, CPHA = 1; SCK is 1 when the SPI is in idle state; data is changed on the negative edge of SCK and sampled on the positive edge.

### 26.7.2 Clock Control as Master

The four clock modes 0 ~ 3 are supported in GP-SPI2 as master. The polarity and phase of GP-SPI2 clock are controlled by the bit `SPI_CLK_IDLE_EDGE` in register `SPI_MISC_REG` and the bit `SPI_CLK_OUT_EDGE` in register `SPI_USER_REG`. The register configuration for SPI clock modes 0 ~ 3 is provided in Table 26-16, and can be changed according to the path delay in the application.

Table 26-16. Clock Phase and Polarity Configuration as Master

Control Bit	Mode 0	Mode 1	Mode 2	Mode 3
<code>SPI_CLK_IDLE_EDGE</code>	0	0	1	1
<code>SPI_CLK_OUT_EDGE</code>	0	1	1	0

`SPI_CLK_MODE` is used to select the number of rising edges of SPI\_CLK when SPI\_CS raises high to be 0, 1, 2 or SPI\_CLK always on.

**Note:**

When `SPI_CLK_MODE` is configured to 1 or 2, the bit `SPI_CS_HOLD` must be set and the value of `SPI_CS_HOLD_TIME` should be larger than 1.

### 26.7.3 Clock Control as Slave

GP-SPI2 as slave also supports clock modes 0 ~ 3. The polarity and phase are configured by the bits `SPI_TSCK_I_EDGE` and `SPI_RSCK_I_EDGE` in register `SPI_USER_REG`. The output edge of data is controlled by `SPI_CLK_MODE_13` in register `SPI_SLAVE_REG`. The detailed register configuration is shown in Table 26-17:

**Table 26-17. Clock Phase and Polarity Configuration as Slave**

Control Bit	Mode 0	Mode 1	Mode 2	Mode 3
<code>SPI_TSCK_I_EDGE</code>	0	1	1	0
<code>SPI_RSCK_I_EDGE</code>	0	1	1	0
<code>SPI_CLK_MODE_13</code>	0	1	0	1

## 26.8 GP-SPI2 Timing Compensation

### Introduction

The I/O lines are mapped via GPIO Matrix or IO MUX. But there is no timing adjustment in IO MUX. The input data and output data can be delayed for 1 or 2 APB\_CLK cycles at the rising or falling edge in GPIO matrix. For detailed register configuration, see Chapter 6 *IO MUX and GPIO Matrix (GPIO, IO MUX)*.

Figure 26-15 shows the timing compensation control for GP-SPI2 as master, including the following paths:

- “CLK”: the output path of GP-SPI2 bus clock. The clock is sent out by `SPI_CLK` out control module, passes through GPIO Matrix or IO MUX and then goes to an external SPI device.
- “IN”: data input path of GP-SPI2. The input data from an external SPI device passes through GPIO Matrix or IO MUX, then is adjusted by the Timing Module and finally is stored into `spi_rx_affo`.
- “OUT”: data output path of GP-SPI2. The output data is sent out to the Timing Module, passes through GPIO Matrix or IO MUX and is then captured by an external SPI device.




Figure 26-15. Timing Compensation Control Diagram in GP-SPI2 as Master

Every input and output data is passing through the Timing Module and the module can be used to apply delay in units of  $T_{clk\_spi\_mst}$  (one cycle of  $clk\_spi\_mst$ ) on rising or falling edge.

### Key Registers

- `SPI_DIN_MODE_REG`: select the latch edge of input data
- `SPI_DIN_NUM_REG`: select the delay cycles of input data
- `SPI_DOUT_MODE_REG`: select the latch edge of output data

### Timing Compensation Example

Figure 26-16 shows a timing compensation example in GP-SPI2 as master. Note that DUMMY cycle length is configurable to compensate the delay in I/O lines, so as to enhance the performance of GP-SPI2.




Figure 26-16. Timing Compensation Example in GP-SPI2 as Master

In Figure 26-16, "p1" is the point of input data of Timing Module, "p2" is the point of output data of Timing Module. Since the input data FSPIQ is unaligned to FSPID, the read data of GP-SPI2 will be wrong without the timing compensation.

To get the correct read data, follow the settings below. Assuming  $f_{clk\_spi\_mst}$  equals to  $f_{SPI\_CLK}$ :

- Delay FSPID for two cycles at the falling edge of  $clk\_spi\_mst$ .
- Delay FSPIQ for one cycle at the falling edge of  $clk\_spi\_mst$ .
- Add one extra dummy cycle.

When GP-SPI2 works as slave, if the bit  $SPI\_RSCK\_DATA\_OUT$  in register  $SPI\_SLAVE\_REG$  is set to 1, the output data is sent at latch edge, which is half an SPI clock cycle earlier. This can be used for slave mode timing compensation.

## 26.9 Interrupts

### Interrupt Summary

GP-SPI2 provides an SPI interface interrupt  $SPI\_INT$ . When an SPI transfer ends, an interrupt is generated in GP-SPI2.

- $SPI\_DMA\_INFIFO\_FULL\_ERR\_INT$ : triggered when the length of GDMA RX FIFO is shorter than that of actual data transferred.
- $SPI\_DMA\_OUTFIFO\_EMPTY\_ERR\_INT$ : triggered when the length of GDMA TX FIFO is shorter than that of actual data transferred.
- $SPI\_SLV\_EX\_QPI\_INT$ : triggered when Ex\_QPI is received correctly in GP-SPI2 as slave and the SPI transfer ends.

- SPI\_SLV\_EN\_QPI\_INT: triggered when En\_QPI is received correctly in GP-SPI2 as slave and the SPI transfer ends.
- SPI\_SLV\_CMD7\_INT: triggered when CMD7 is received correctly in GP-SPI2 as slave and the SPI transfer ends.
- SPI\_SLV\_CMD8\_INT: triggered when CMD8 is received correctly in GP-SPI2 as slave and the SPI transfer ends.
- SPI\_SLV\_CMD9\_INT: triggered when CMD9 is received correctly in GP-SPI2 as slave and the SPI transfer ends.
- SPI\_SLV\_CMDA\_INT: triggered when CMDA is received correctly in GP-SPI2 as slave and the SPI transfer ends.
- SPI\_SLV\_RD\_DMA\_DONE\_INT: triggered at the end of Rd\_DMA transfer as slave.
- SPI\_SLV\_WR\_DMA\_DONE\_INT: triggered at the end of Wr\_DMA transfer as slave.
- SPI\_SLV\_RD\_BUF\_DONE\_INT: triggered at the end of Rd\_BUF transfer as slave.
- SPI\_SLV\_WR\_BUF\_DONE\_INT: triggered at the end of Wr\_BUF transfer as slave.
- SPI\_TRANS\_DONE\_INT: triggered at the end of SPI bus transfer in both as master and as slave.
- SPI\_DMA\_SEG\_TRANS\_DONE\_INT: triggered at the end of End\_SEG\_TRANS transfer in GP-SPI2 slave segmented transfer mode or at the end of configurable segmented transfer as master.
- SPI\_SEG\_MAGIC\_ERR\_INT: triggered when a Magic error occurs in CONF buffer during configurable segmented transfer as master.
- SPI\_MST\_RX\_AFIFO\_WFULL\_ERR\_INT: triggered by RX AFIFO write-full error in GP-SPI2 as master.
- SPI\_MST\_TX\_AFIFO\_EMPTY\_ERR\_INT: triggered by TX AFIFO read-empty error in GP-SPI2 as master.
- SPI\_SLV\_CMD\_ERR\_INT: triggered when a received command value is not supported in GP-SPI2 as slave.
- SPI\_APP2\_INT: used and triggered by software. Only used for user defined function.
- SPI\_APP1\_INT: used and triggered by software. Only used for user defined function.

### Interrupts Used as Master and Slave

Table 26-18 and Table 26-19 show the interrupts used in GP-SPI2 as master and as slave, respectively. Set the interrupt enable bit SPI\*\_INT\_ENA in [SPI\\_DMA\\_INT\\_ENA\\_REG](#) and wait for the SPI\_INT interrupt. When the transfer ends, the related interrupt is triggered and should be cleared by software before the next transfer.

**Table 26-18. GP-SPI2 Interrupts as Master**

Transfer Type	Communication Mode	Controlled by	Interrupt
Single Transfer	Full-duplex	DMA	<a href="#">GDMA_IN_SUC_EOF_CH<math>n</math>_INT</a> <sup>1</sup>
		CPU	<a href="#">SPI_TRANS_DONE_INT</a> <sup>2</sup>
	Half-duplex MOSI	DMA	<a href="#">SPI_TRANS_DONE_INT</a>
		CPU	<a href="#">SPI_TRANS_DONE_INT</a>
	Half-duplex MISO	DMA	<a href="#">GDMA_IN_SUC_EOF_CH<math>n</math>_INT</a>
		CPU	<a href="#">SPI_TRANS_DONE_INT</a>

Continued on the next page

Table 26-18 – Continued from the previous page

Transfer Type	Communication Mode	Controlled by	Interrupt
Configurable Segmented Transfer	Full-duplex	DMA	<a href="#">SPI_DMA_SEG_TRANS_DONE_INT</a> <sup>3</sup>
		CPU	Not supported
	Half-duplex MOSI	DMA	<a href="#">SPI_DMA_SEG_TRANS_DONE_INT</a>
		CPU	Not supported
	Half-duplex MISO	DMA	<a href="#">SPI_DMA_SEG_TRANS_DONE_INT</a>
		CPU	Not supported

<sup>1</sup> If [GDMA\\_IN\\_SUC\\_EOF\\_CH \$n\$ \\_INT](#) is triggered, it means all the RX data of GP-SPI2 has been stored in the RX buffer, and the TX data has been transferred to the slave.

<sup>2</sup> [SPI\\_TRANS\\_DONE\\_INT](#) is triggered when CS is high, which indicates that master has completed the data exchange in [SPI\\_W0\\_REG](#) ~ [SPI\\_W15\\_REG](#) with slave in this mode.

<sup>3</sup> If [SPI\\_DMA\\_SEG\\_TRANS\\_DONE\\_INT](#) is triggered, it means that the whole configurable segmented transfer (consisting of several segments) has finished, i.e., the RX data has been stored in the RX buffer completely and all the TX data has been sent out.

Table 26-19. GP-SPI2 Interrupts as Slave

Transfer Type	Communication Mode	Controlled by	Interrupt
Single Transfer	Full-duplex	DMA	<a href="#">GDMA_IN_SUC_EOF_CH<math>n</math>_INT</a> <sup>1</sup>
		CPU	<a href="#">SPI_TRANS_DONE_INT</a> <sup>2</sup>
	Half-duplex MOSI	DMA (Wr_DMA)	<a href="#">GDMA_IN_SUC_EOF_CH<math>n</math>_INT</a> <sup>3</sup>
		CPU (Wr_BUF)	<a href="#">SPI_TRANS_DONE_INT</a> <sup>4</sup>
	Half-duplex MISO	DMA (Rd_DMA)	<a href="#">SPI_TRANS_DONE_INT</a> <sup>5</sup>
		CPU (Rd_BUF)	<a href="#">SPI_TRANS_DONE_INT</a> <sup>6</sup>
Slave Segmented Transfer	Full-duplex	DMA	<a href="#">GDMA_IN_SUC_EOF_CH<math>n</math>_INT</a> <sup>7</sup>
		CPU	Not supported <sup>8</sup>
	Half-duplex MOSI	DMA (Wr_DMA)	<a href="#">SPI_DMA_SEG_TRANS_DONE_INT</a> <sup>9</sup>
		CPU (Wr_BUF)	Not supported <sup>10</sup>
	Half-duplex MISO	DMA (Rd_DMA)	<a href="#">SPI_DMA_SEG_TRANS_DONE_INT</a> <sup>11</sup>
		CPU (Rd_BUF)	Not supported <sup>12</sup>

<sup>1</sup> If [GDMA\\_IN\\_SUC\\_EOF\\_CH \$n\$ \\_INT](#) is triggered, it means all the RX data has been stored in the RX buffer, and the TX data has been sent to the slave.

<sup>2</sup> [SPI\\_TRANS\\_DONE\\_INT](#) is triggered when CS is high, which indicates that master has completed the data exchange in [SPI\\_W0\\_REG](#) ~ [SPI\\_W15\\_REG](#) with slave in this mode.

<sup>3</sup> [SPI\\_SLV\\_WR\\_DMA\\_DONE\\_INT](#) just means that the transmission on the SPI bus is done, but can not ensure that all the push data has been stored in the RX buffer. For this reason, [GDMA\\_IN\\_SUC\\_EOF\\_CH \$n\$ \\_INT](#) is recommended.

<sup>4</sup> Or wait for [SPI\\_SLV\\_WR\\_BUF\\_DONE\\_INT](#).

<sup>5</sup> Or wait for [SPI\\_SLV\\_RD\\_DMA\\_DONE\\_INT](#).

<sup>6</sup> Or wait for [SPI\\_SLV\\_RD\\_BUF\\_DONE\\_INT](#).

<sup>7</sup> Slave should set the total read data byte length in [SPI\\_MS\\_DATA\\_BITLEN](#) before the transfer begins. Set [SPI\\_RX\\_EOF\\_EN](#) to 1 before the end of the interrupt program.

<sup>8</sup> Master and slave should define a method to end the segmented transfer, such as via GPIO interrupt.

<sup>9</sup> Master sends End\_SEG\_TRAN to end the segmented transfer or slave sets the total read data byte length in [SPI\\_MS\\_DATA\\_BITLEN](#) and waits for [GDMA\\_IN\\_SUC\\_EOF\\_CH \$n\$ \\_INT](#).

<sup>10</sup> Half-duplex Wr\_BUF single transfer can be used in a slave segmented transfer. PRELIMINARY  
Espressif Systems 727 ESP32-C6 TRM (Pre-release v0.2)

<sup>12</sup> Half-duplex Rd\_BUF single transfer can be used in a slave segmented transfer.

## 26.10 Register Summary

The addresses in this section are relative to SPI base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>User-defined control registers</b>			
SPI_CMD_REG	Command control register	0x0000	varies
SPI_ADDR_REG	Address value register	0x0004	R/W
SPI_USER_REG	SPI USER control register	0x0010	varies
SPI_USER1_REG	SPI USER control register 1	0x0014	R/W
SPI_USER2_REG	SPI USER control register 2	0x0018	R/W
<b>Control and configuration registers</b>			
SPI_CTRL_REG	SPI control register	0x0008	varies
SPI_MS_DLEN_REG	SPI data bit length control register	0x001C	R/W
SPI_MISC_REG	SPI misc register	0x0020	varies
SPI_DMA_CONF_REG	SPI DMA control register	0x0030	varies
SPI_SLAVE_REG	SPI slave control register	0x00E0	varies
SPI_SLAVE1_REG	SPI slave control register 1	0x00E4	R/W/SS
<b>Clock control registers</b>			
SPI_CLOCK_REG	SPI clock control register	0x000C	R/W
SPI_CLK_GATE_REG	SPI module clock and register clock control	0x00E8	R/W
<b>Timing registers</b>			
SPI_DIN_MODE_REG	SPI input delay mode configuration	0x0024	varies
SPI_DIN_NUM_REG	SPI input delay number configuration	0x0028	varies
SPI_DOUT_MODE_REG	SPI output delay mode configuration	0x002C	varies
<b>Interrupt registers</b>			
SPI_DMA_INT_ENA_REG	SPI interrupt enable register	0x0034	R/W
SPI_DMA_INT_CLR_REG	SPI interrupt clear register	0x0038	WT
SPI_DMA_INT_RAW_REG	SPI interrupt raw register	0x003C	R/WTC/SS
SPI_DMA_INT_ST_REG	SPI interrupt status register	0x0040	RO
SPI_DMA_INT_SET_REG	SPI interrupt software set register	0x0044	WT
<b>CPU-controlled data buffer</b>			
SPI_W0_REG	SPI CPU-controlled buffer0	0x0098	R/W/SS
SPI_W1_REG	SPI CPU-controlled buffer1	0x009C	R/W/SS
SPI_W2_REG	SPI CPU-controlled buffer2	0x00A0	R/W/SS
SPI_W3_REG	SPI CPU-controlled buffer3	0x00A4	R/W/SS
SPI_W4_REG	SPI CPU-controlled buffer4	0x00A8	R/W/SS
SPI_W5_REG	SPI CPU-controlled buffer5	0x00AC	R/W/SS
SPI_W6_REG	SPI CPU-controlled buffer6	0x00B0	R/W/SS
SPI_W7_REG	SPI CPU-controlled buffer7	0x00B4	R/W/SS
SPI_W8_REG	SPI CPU-controlled buffer8	0x00B8	R/W/SS
SPI_W9_REG	SPI CPU-controlled buffer9	0x00BC	R/W/SS
SPI_W10_REG	SPI CPU-controlled buffer10	0x00C0	R/W/SS



Name	Description	Address	Access
<a href="#">SPI_W11_REG</a>	SPI CPU-controlled buffer11	0x00C4	R/W/SS
<a href="#">SPI_W12_REG</a>	SPI CPU-controlled buffer12	0x00C8	R/W/SS
<a href="#">SPI_W13_REG</a>	SPI CPU-controlled buffer13	0x00CC	R/W/SS
<a href="#">SPI_W14_REG</a>	SPI CPU-controlled buffer14	0x00D0	R/W/SS
<a href="#">SPI_W15_REG</a>	SPI CPU-controlled buffer15	0x00D4	R/W/SS
<b>Version register</b>			
<a href="#">SPI_DATE_REG</a>	Version control	0x00F0	R/W

## 26.11 Registers

The addresses in this section are relative to SPI base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 26.1. SPI\_CMD\_REG (0x0000)**

31							25	24	23	22							18	17							0				
(reserved)						SPI_USR SPI_UPDATE						(reserved)						SPI_CONF_BITLEN											
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0												Reset

**SPI\_CONF\_BITLEN** Configures the SPI\_CLK cycles of SPI CONF state. (R/W)

Measurement unit: SPI\_CLK clock cycle.

Can be configured in CONF state.

**SPI\_UPDATE** Configures whether or not to synchronize SPI registers from APB clock domain into SPI module clock domain. (WT)


- 0: Not synchronize
- 1: Synchronize

This bit is only used in SPI master transfer.

**SPI\_USR** Configures whether or not to enable user-defined command. (R/W/SC)

- 0: Not enable
- 1: Enable

An SPI operation will be triggered when the bit is set. This bit will be cleared once the operation is done. Can not be changed by CONF\_buf.

**Register 26.2. SPI\_ADDR\_REG (0x0004)**

**SPI\_USR\_ADDR\_VALUE** Configures the address to slave. (R/W)

Can be configured in CONF state.

## Register 26.3. SPI\_USER\_REG (0x0010)

31	30	29	28	27	26	25	24	23		18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0

Reset

**SPI\_DOUTDIN** Configures whether or not to enable full-duplex communication. (R/W)

- 0: Disable
- 1: Enable

Can be configured in CONF state.

**SPI\_QPI\_MODE** Configures whether or not to enable QPI mode. (R/W/SS/SC)

- 0: Disable
- 1: Enable

This configuration is applicable when the SPI controller works as master or slave. Can be configured in CONF state.

**SPI\_TSCK\_I\_EDGE** Configures whether or not to change the polarity of TSCK in slave transfer. (R/W)

- 0: TSCK = SPI\_CK\_I
- 1: TSCK = !SPI\_CK\_I

**SPI\_CS\_HOLD** Configures whether or not to keep SPI CS low when SPI is in DONE state. (R/W)

- 0: Not keep low
- 1: Keep low

Can be configured in CONF state.

**SPI\_CS\_SETUP** Configures whether or not to enable SPI CS when SPI is in prepare (PREP) state. (R/W)

- 0: Disable
- 1: Enable

Can be configured in CONF state.

**SPI\_RSCK\_I\_EDGE** Configures whether or not to change the polarity of RSCK in slave transfer. (R/W)

- 0: RSCK = !SPI\_CK\_I
- 1: RSCK = SPI\_CK\_I

Continued on the next page...

**Register 26.3. SPI\_USER\_REG (0x0010)**

Continued from the previous page...

**SPI\_CK\_OUT\_EDGE** Configures SPI clock mode together with [SPI\\_CK\\_IDLE\\_EDGE](#). (R/W)

Can be configured in CONF state. For more information, see Section [26.7.2](#).

**SPI\_FWRITE\_DUAL** Configures whether or not to enable the 2-bit mode of read-data phase in write operations. (R/W)

- 0: Not enable
- 1: Enable

Can be configured in CONF state.

**SPI\_FWRITE\_QUAD** Configures whether or not to enable the 4-bit mode of read-data phase in write operations. (R/W)

- 0: Not enable
- 1: Enable

Can be configured in CONF state.

**SPI\_USR\_CONF\_NXT** Configures whether or not to enable the CONF state for the next transaction (segment) in a configurable segmented transfer. (R/W)

- 0: this transfer will end after the current transaction (segment) is finished. Or this is not a configurable segmented transfer.
- 1: this configurable segmented transfer will continue its next transaction (segment).

Can be configured in CONF state.

**SPI\_SIO** Configures whether or not to enable 3-line half-duplex communication, where MOSI and MISO signals share the same pin. (R/W)

- 0: Disable
- 1: Enable

Can be configured in CONF state.

**SPI\_USR\_MISO\_HIGHPART** Configures whether or not to enable “high part mode”, i.e., only access to high part of the buffers: [SPI\\_W8\\_REG](#) ~ [SPI\\_W15\\_REG](#) in read-data phase. (R/W)

- 0: Disable
- 1: Enable

Can be configured in CONF state.

Continued on the next page...

**Register 26.3. SPI\_USER\_REG (0x0010)**

**Continued from the previous page...**

**SPI\_USR\_MOSI\_HIGHPART** Configures whether or not to enable "high part mode", i.e., only access to high part of the buffers: [SPI\\_W8\\_REG](#) ~ [SPI\\_W15\\_REG](#) in write-data phase. (R/W)

- 0: Disable
- 1: Enable

Can be configured in CONF state. (R/W)

**SPI\_USR\_DUMMY\_IDLE** Configures whether or not to disable SPI clock in DUMMY state. (R/W)

- 0: Not disable
- 1: Disable

Can be configured in CONF state.

**SPI\_USR\_MOSI** Configures whether or not to enable the write-data (DOUT) state of an operation. (R/W)

- 0: Disable
- 1: Enable

Can be configured in CONF state.

**SPI\_USR\_MISO** Configures whether or not to enable the read-data (DIN) state of an operation. (R/W)

- 0: Disable
- 1: Enable

Can be configured in CONF state.

**SPI\_USR\_DUMMY** Configures whether or not to enable the DUMMY state of an operation. (R/W)

- 0: Disable
- 1: Enable

Can be configured in CONF state.

**SPI\_USR\_ADDR** Configures whether or not to enable the address (ADDR) state of an operation. (R/W)

- 0: Disable
- 1: Enable

Can be configured in CONF state.

**Continued on the next page...**

### Register 26.3. SPI\_USER\_REG (0x0010)

Continued from the previous page...

**SPI\_USR\_COMMAND** Configures whether or not to enable the command (CMD) state of an operation. (R/W)

- 0: Disable
- 1: Enable

Can be configured in CONF state.

### Register 26.4. SPI\_USER1\_REG (0x0014)

<i>SPI_USR_ADDR_BITLEN</i>										<i>SPI_CS_HOLD_TIME</i>										<i>SPI_CS_SETUP_TIME</i>										<i>SPI_MST_WFULL_ERR_END_EN</i>										<i>(reserved)</i>										<i>SPI_USR_DUMMY_CYCLELEN</i>									
31	27	26	22	21	17	16	15	8	7	0	23	0x1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	7	Reset																															

**SPI\_USR\_DUMMY\_CYCLELEN** Configures the length of DUMMY state. (R/W)

Measurement unit: SPI\_CLK clock cycles.

This value is (the expected cycle number - 1). Can be configured in CONF state.

**SPI\_MST\_WFULL\_ERR\_END\_EN** Configures whether or not to end the SPI transfer when SPI RX AFIFO wfull error occurs in master full-/half-duplex transfers. (R/W)

- 0: Not end
- 1: End

**SPI\_CS\_SETUP\_TIME** Configures the length of prepare (PREP) state. (R/W)

Measurement unit: SPI\_CLK clock cycles.

This value is equal to the expected cycles - 1. This field is used together with [SPI\\_CS\\_SETUP](#).

Can be configured in CONF state.

**SPI\_CS\_HOLD\_TIME** Configures the delay cycles of CS pin. (R/W)

Measurement unit: SPI\_CLK clock cycles.

This field is used together with [SPI\\_CS\\_HOLD](#). Can be configured in CONF state.

**SPI\_USR\_ADDR\_BITLEN** Configures the bit length in address state. (R/W)

This value is (expected bit number - 1). Can be configured in CONF state.

## Register 26.5. SPI\_USER2\_REG (0x0018)

SPI_USR_COMMAND_BITLEN		SPI_MST_REMPTY_ERR_END_EN		(reserved)												SPI_USR_COMMAND_VALUE																		
31	28	27	26													16	15																	0
7		1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																Reset	

**SPI\_USR\_COMMAND\_VALUE** Configures the command value. (R/W)

Can be configured in CONF state. (R/W)

**SPI\_MST\_REMPTY\_ERR\_END\_EN** Configures whether or not to end the SPI transfer when SPI TX AFIFO read empty error occurs in master full-/half-duplex transfers. (R/W)

- 0: Not end
- 1: End

**SPI\_USR\_COMMAND\_BITLEN** Configures the bit length of command state. (R/W)

This value is (expected bit number - 1). Can be configured in CONF state.

**Register 26.6. SPI\_CTRL\_REG (0x0008)**

(reserved)	SPI_WR_BIT_ORDER	SPI_RD_BIT_ORDER	(reserved)	SPI_WIP_POL	SPI_HOLD_POL	SPI_D_POL	SPI_Q_POL	(reserved)	SPI_FREAD_QUAD	SPI_FREAD_DUAL	(reserved)	SPI_FCMD_QUAD	SPI_FCMD_DUAL	(reserved)	SPI_FADDR_QUAD	SPI_FADDR_DUAL	(reserved)	SPI_DUMMY_OUT	(reserved)							
31	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	10	9	8	7	6	5	4	3	2	0	
0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset

**SPI\_DUMMY\_OUT** Configures whether or not to output the FSPI bus signals in DUMMY state. (R/W)

- 0: Not output
- 1: Output

Can be configured in CONF state.

**SPI\_FADDR\_DUAL** Configures whether or not to enable 2-bit mode during address (ADDR) state. (R/W)

- 0: Disable
- 1: Enable

Can be configured in CONF state.

**SPI\_FADDR\_QUAD** Configures whether or not to enable 4-bit mode during address (ADDR) state. (R/W)

- 0: Disable
- 1: Enable

Can be configured in CONF state.

**SPI\_FCMD\_DUAL** Configures whether or not to enable 2-bit mode during command (CMD) state. (R/W)

- 0: Disable
- 1: Enable

Can be configured in CONF state. (R/W)

**SPI\_FCMD\_QUAD** Configures whether or not to enable 4-bit mode during command (CMD) state. (R/W)

- 0: Disable
- 1: Enable

Can be configured in CONF state. (R/W)

**Continued on the next page...**



**Register 26.6. SPI\_CTRL\_REG (0x0008)**

**Continued from the previous page...**

**SPI\_FREAD\_DUAL** Configures whether or not to enable the 2-bit mode of read-data (DIN) state in read operations. (R/W)

- 0: Disable
- 1: Enable

Can be configured in CONF state.

**SPI\_FREAD\_QUAD** Configures whether or not to enable the 4-bit mode of read-data (DIN) state in read operations. (R/W)

- 0: Disable
- 1: Enable

Can be configured in CONF state.

**SPI\_Q\_POL** Configures MISO line polarity. (R/W)

- 0: Low
- 1: High

Can be configured in CONF state.

**SPI\_D\_POL** Configures MOSI line polarity. (R/W)

- 0: Low
- 1: High

Can be configured in CONF state.

**SPI\_HOLD\_POL** Configures SPI\_HOLD output value when SPI is in idle. (R/W)

- 0: Output low
- 1: Output high

Can be configured in CONF state.

**SPI\_WP\_POL** Configures the output value of write-protect signal when SPI is in idle. (R/W)

- 0: Output low
- 1: Output high

Can be configured in CONF state.

**Continued on the next page...**

**Register 26.6. SPI\_CTRL\_REG (0x0008)**

Continued from the previous page...

**SPI\_RD\_BIT\_ORDER** Configures the bit order in read-data (MISO) state. (R/W)


- 0: MSB first
- 1: LSB first

Can be configured in CONF state.

**SPI\_WR\_BIT\_ORDER** Configures the bit order in command (CMD), address (ADDR), and write-data (MOSI) states. (R/W)

- 0: MSB first
- 1: LSB first

Can be configured in CONF state.

**Register 26.7. SPI\_MS\_DLEN\_REG (0x001C)**

**SPI\_MS\_DATA\_BITLEN** Configures the data bit length of SPI transfer in DMA-controlled master transfer or in CPU-controlled master transfer. Or configures the bit length of SPI RX transfer in DMA-controlled slave transfer. (R/W)

This value shall be (expected bit\_num - 1). Can be configured in CONF state.

Register 26.8. SPI\_MISC\_REG (0x0020)

(reserved)				SPI_CS_KEEP_ACTIVE				(reserved)				SPI_SLAVE_CS_POL				(reserved)				SPI_MASTER_CS_POL				SPI_CLK_DIS				SPI_CS5_DIS				SPI_CS4_DIS				SPI_CS3_DIS				SPI_CS2_DIS				SPI_CS1_DIS				SPI_CS0_DIS			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0																			

Reset

**SPI\_CS $n$ \_DIS** ( $n = 0 \sim 5$ ) Configures whether or not to disable SPI\_CS $n$  pin. (R/W)

- 0: SPI\_CS $n$  signal is from/to SPI\_CS $n$  pin.
- 1: Disable SPI\_CS $n$  pin.

Can be configured in CONF state.

**SPI\_CLK\_DIS** Configures whether or not to disable SPI\_CLK output. (R/W)

- 0: Enable
- 1: Disable

Can be configured in CONF state.

**SPI\_MASTER\_CS\_POL**[ $n$ ] Configures the polarity of SPI\_CS $n$  ( $n = 0 \sim 5$ ) line in master transfer. (R/W)

- 0: SPI\_CS $n$  is low active.
- 1: SPI\_CS $n$  is high active.

Can be configured in CONF state.

**SPI\_SLAVE\_CS\_POL** Configures whether or not invert SPI slave input CS polarity. (R/W)

- 0: Not change
- 1: Invert

Can be configured in CONF state.

**SPI\_CLK\_IDLE\_EDGE** Configures the level of SPI\_CLK line when GP-SPI2 is in idle. (R/W)

- 0: Low
- 1: High

Can be configured in CONF state.

**SPI\_CS\_KEEP\_ACTIVE** Configures whether or not to keep the SPI\_CS line low. (R/W)

- 0: Not keep low
- 1: Keep low

Can be configured in CONF state.

Register 26.9. SPI\_DMA\_CONF\_REG (0x0030)

SPI_DMA_AFFO_RST SPI_BUF_AFFO_RST SPI_RX_AFFO_RST SPI_DMA_TX_ENA SPI_DMA_RX_ENA (reserved)					SPI_RX_EOF_EN SPI_SLV_TX_SEG_TRANS_CLR_EN SPI_SLV_RX_SEG_TRANS_CLR_EN SPI_DMA_SLV_SEG_TRANS_EN (reserved)												SPI_DMA_INFIFO_FULL SPI_DMA_OUTFIFO_EMPTY																				
31	30	29	28	27	26							22	21	20	19	18	17																	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

Reset

**SPI\_DMA\_OUTFIFO\_EMPTY** Represents whether or not the DMA TX FIFO is ready for sending data. (RO)

- 0: Ready
- 1: Not ready

**SPI\_DMA\_INFIFO\_FULL** Represents whether or not the DMA RX FIFO is ready for receiving data. (RO)

- 0: Ready
- 1: Not ready

**SPI\_DMA\_SLV\_SEG\_TRANS\_EN** Configures whether or not to enable DMA-controlled segmented transfer in slave half-duplex communication. (R/W)

- 0: Disable
- 1: Enable

**SPI\_SLV\_RX\_SEG\_TRANS\_CLR\_EN** In slave segmented transfer, if the size of the DMA RX buffer is smaller than the size of the received data, 1: the data in all the following Wr\_DMA transactions will not be received; 0: the data in this Wr\_DMA transaction will not be received, but in the following transactions, (R/W)

- if the size of DMA RX buffer is not 0, the data in following Wr\_DMA transactions will be received.
- if the size of DMA RX buffer is 0, the data in following Wr\_DMA transactions will not be received.

**SPI\_SLV\_TX\_SEG\_TRANS\_CLR\_EN** In slave segmented transfer, if the size of the DMA TX buffer is smaller than the size of the transmitted data, (R/W)

- 1: the data in the following transactions will not be updated, i.e. the old data is transmitted repeatedly.
- 0: the data in this transaction will not be updated. But in the following transactions,
  - if new data is filled in DMA TX FIFO, new data will be transmitted.
  - if no new data is filled in DMA TX FIFO, no new data will be transmitted.

Continued on the next page...

**Register 26.9. SPI\_DMA\_CONF\_REG (0x0030)**

Continued from the previous page...

**SPI\_RX\_EOF\_EN** 1: In a DAM-controlled transfer, if the bit number of transferred data is equal to ( $SPI\_MS\_DATA\_BITLEN + 1$ ), then  $GDMA\_IN\_SUC\_EOF\_CH_n\_INT\_RAW$  will be set by hardware.  
0:  $GDMA\_IN\_SUC\_EOF\_CH_n\_INT\_RAW$  is set by [SPI\\_TRANS\\_DONE\\_INT](#) event in a single transfer, or by an [SPI\\_DMA\\_SEG\\_TRANS\\_DONE\\_INT](#) event in a segmented transfer. (R/W)

**SPI\_DMA\_RX\_ENA** Configures whether or not to enable DMA-controlled receive data transfer. (R/W)

- 0: Disable
- 1: Enable

**SPI\_DMA\_TX\_ENA** Configures whether or not to enable DMA-controlled send data transfer. (R/W)

- 0: Disable
- 1: Enable

**SPI\_RX\_AFIFO\_RST** Configures whether or not to reset `spi_rx_afifo` as shown in Figure 26-4 and in Figure 26-5. (WT)

- 0: Not reset
- 1: Reset

`spi_rx_afifo` is used to receive data in SPI master and slave transfer.

**SPI\_BUF\_AFIFO\_RST** Configures whether or not to reset `buf_tx_afifo` as shown in Figure 26-4 and in Figure 26-5. (WT)

- 0: Not reset
- 1: Reset

`buf_tx_afifo` is used to send data out in CPU-controlled master and slave transfer.

**SPI\_DMA\_AFIFO\_RST** Configures whether or not to reset `dma_tx_afifo` as shown in Figure 26-4 and in Figure 26-5. (WT)

- 0: Not reset
- 1: Reset

`dma_tx_afifo` is used to send data out in DMA-controlled slave transfer.

## Register 26.10. SPI\_SLAVE\_REG (0x00E0)

31	30	29	28	27	26	25	22	21	12	11	10	9	8	7	4	3	2	1	0
0	0	0	0	0	0	10	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset

**SPI\_CLK\_MODE** Configures SPI clock mode. (R/W)

- 0: SPI clock is off when CS becomes inactive.
- 1: SPI clock is delayed one cycle after CS becomes inactive.
- 2: SPI clock is delayed two cycles after CS becomes inactive.
- 3: SPI clock is always on.

Can be configured in CONF state.

**SPI\_CLK\_MODE\_13** Configure clock mode. (R/W)

- 0: Support SPI clock mode 0 or 2. See Table 26-17.
- 1: Support SPI clock mode 1 or 3. See Table 26-17.

**SPI\_RSCK\_DATA\_OUT** Configures the edge of output data. (R/W)

- 0: Output data at TSCK rising edge.
- 1: Output data at RSCK rising edge.

**SPI\_SLV\_RDDMA\_BITLEN\_EN** Configures whether or not to use [SPI\\_SLV\\_DATA\\_BITLEN](#) to store the data bit length of Rd\_DMA transfer. (R/W)

- 0: Not use
- 1: Use

**SPI\_SLV\_WRDMA\_BITLEN\_EN** Configures whether or not to use [SPI\\_SLV\\_DATA\\_BITLEN](#) to store the data bit length of Wr\_DMA transfer. (R/W)

- 0: Not use
- 1: Use

Continued on the next page...

**Register 26.10. SPI\_SLAVE\_REG (0x00E0)**

Continued from the previous page...

**SPI\_SLV\_RDBUF\_BITLEN\_EN** Configures whether or not to use [SPI\\_SLV\\_DATA\\_BITLEN](#) to store the data bit length of Rd\_BUF transfer. (R/W)

- 0: Not use
- 1: Use

**SPI\_SLV\_WRBUF\_BITLEN\_EN** Configures whether or not to use [SPI\\_SLV\\_DATA\\_BITLEN](#) to store the data bit length of Wr\_BUF transfer. (R/W)

- 0: Not use
- 1: Use

**SPI\_DMA\_SEG\_MAGIC\_VALUE** Configures the magic value of BM table in DMA-controlled configurable segmented transfer. (R/W)

**SPI\_SLAVE\_MODE** Configures SPI work mode. (R/W)

- 0: Master
- 1: Slave

**SPI\_SOFT\_RESET** Configures whether to reset the SPI clock line, CS line, and data line via software. (WT)

- 0: Not reset
- 1: Reset

Can be configured in CONF state.

**SPI\_USR\_CONF** Configures whether or not to enable the CONF state of current DMA-controlled configurable segmented transfer. (R/W)

- 0: No effect, which means the current transfer is not a configurable segmented transfer.
- 1: Enable, which means a configurable segmented transfer is started.

**SPI\_MST\_FD\_WAIT\_DMA\_TX\_DATA** Configures whether or not to wait DMA TX data gets ready before starting SPI transfer in master full-duplex transfer. (R/W)

- 0: Not wait
- 1: Wait

**Register 26.11. SPI\_SLAVE1\_REG (0x00E4)**

SPI_SLV_LAST_ADDR										SPI_SLV_LAST_COMMAND										SPI_SLV_DATA_BITLEN										Reset
0										0										0										0

**SPI\_SLV\_DATA\_BITLEN** Configures the transferred data bit length in SPI slave full-/half-duplex modes. (R/W/SS)

**SPI\_SLV\_LAST\_COMMAND** Configures the command value in slave mode. (R/W/SS)

**SPI\_SLV\_LAST\_ADDR** Configures the address value in slave mode. (R/W/SS)

**Register 26.12. SPI\_CLOCK\_REG (0x000C)**

SPI_CLK_EQU_SYSCLK										(reserved)										SPI_CLKDIV_PRE										SPI_CLKCNT_N										SPI_CLKCNT_H										SPI_CLKCNT_L										Reset
1										0 0 0 0 0 0 0 0 0 0										0										0x3										0x1										0x3										0

**SPI\_CLKCNT\_L** In master transfer, this field must be equal to SPI\_CLKCNT\_N. In slave mode, it must be 0. Can be configured in CONF state. (R/W)

**SPI\_CLKCNT\_H** Configures the duty cycle of SPI\_CLK (high level) in master transfer. (R/W)  
It's recommended to configure this value to  $\text{floor}((\text{SPI\_CLKCNT\_N} + 1)/2 - 1)$ .  $\text{floor}()$  here is to round a number down, e.g.,  $\text{floor}(2.2) = 2$ . In slave mode, it must be 0.  
Can be configured in CONF state.

**SPI\_CLKCNT\_N** Configures the divider of SPI\_CLK in master transfer. (R/W)  
SPI\_CLK frequency is  $f_{\text{apb\_clk}}/(\text{SPI\_CLKDIV\_PRE} + 1)/(\text{SPI\_CLKCNT\_N} + 1)$ .  
Can be configured in CONF state.

**SPI\_CLKDIV\_PRE** Configures the pre-divider of SPI\_CLK in master transfer. (R/W)  
Can be configured in CONF state.

**SPI\_CLK\_EQU\_SYSCLK** Configures whether or not the SPI\_CLK is equal to APB\_CLK in master transfer. (R/W)

- 0: SPI\_CLK is divided from APB\_CLK.
- 1: SPI\_CLK is equal to APB\_CLK.

Can be configured in CONF state.



## Register 26.13. SPI\_CLK\_GATE\_REG (0x00E8)

(reserved)																(reserved)			(reserved)	SPI_CLK_EN												
31																												3	2	1	0	
0																											0	0	0	0	Reset	

**SPI\_CLK\_EN** Configures whether or not to enable clock gate. (R/W)

- 0: Disable
- 1: Enable

**Register 26.14. SPI\_DIN\_MODE\_REG (0x0024)**

(reserved)										SPI_TIMING_HCLK_ACTIVE				SPI_DIN3_MODE	SPI_DIN2_MODE	SPI_DIN1_MODE	SPI_DIN0_MODE
31	17	16	15	8	7	6	5	4	3	2	1	0					
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset		

**SPI\_DIN0\_MODE** Configures the input mode for FSPID signal. (R/W)

- 0: Input without delay
- 1: Input at the  $(SPI\_DIN0\_NUM + 1)$ th falling edge of `clk_spi_mst`
- 2: Input at the  $(SPI\_DIN0\_NUM + 1)$ th rising edge of `clk_hclk` plus one `clk_spi_mst` rising edge cycle
- 3: Input at the  $(SPI\_DIN0\_NUM + 1)$ th rising edge of `clk_hclk` plus one `clk_spi_mst` falling edge cycle

Can be configured in CONF state.

**SPI\_DIN1\_MODE** Configures the input mode for FSPIQ signal. (R/W)

- 0: Input without delay
- 1: Input at the  $(SPI\_DIN1\_NUM + 1)$ th falling edge of `clk_spi_mst`
- 2: Input at the  $(SPI\_DIN1\_NUM + 1)$ th rising edge of `clk_hclk` plus one `clk_spi_mst` rising edge cycle
- 3: Input at the  $(SPI\_DIN1\_NUM + 1)$ th rising edge of `clk_hclk` plus one `clk_spi_mst` falling edge cycle

Can be configured in CONF state.

**SPI\_DIN2\_MODE** Configures the input mode for FSPIWP signal. (R/W)

- 0: Input without delay
- 1: Input at the  $(SPI\_DIN2\_NUM + 1)$ th falling edge of `clk_spi_mst`
- 2: Input at the  $(SPI\_DIN2\_NUM + 1)$ th rising edge of `clk_hclk` plus one `clk_spi_mst` rising edge cycle
- 3: Input at the  $(SPI\_DIN2\_NUM + 1)$ th rising edge of `clk_hclk` plus one `clk_spi_mst` falling edge cycle

Can be configured in CONF state.

**Continued on the next page...**

**Register 26.14. SPI\_DIN\_MODE\_REG (0x0024)**

Continued from the previous page...

**SPI\_DIN3\_MODE** Configures the input mode for FSPIHD signal. (R/W)

- 0: Input without delay
- 1: Input at the ([SPI\\_DIN3\\_NUM](#) + 1)th falling edge of `clk_spi_mst`
- 2: Input at the ([SPI\\_DIN3\\_NUM](#) + 1)th rising edge of `clk_hclk` plus one `clk_spi_mst` rising edge cycle
- 3: Input at the ([SPI\\_DIN3\\_NUM](#) + 1)th rising edge of `clk_hclk` plus one `clk_spi_mst` falling edge cycle

Can be configured in CONF state.

**SPI\_TIMING\_HCLK\_ACTIVE** Configures whether or not to enable HCLK (high-frequency clock) in SPI input timing module. (R/W)

- 0: Disable
- 1: Enable

Can be configured in CONF state.

Register 26.15. SPI\_DIN\_NUM\_REG (0x0028)

(reserved)								SPI_DIN3_NUM		SPI_DIN2_NUM		SPI_DIN1_NUM		SPI_DIN0_NUM		
31								8	7	6	5	4	3	2	1	0
0								0	0	0	0	0	0	0	Reset	

**SPI\_DIN0\_NUM** Configures the delays to input signal FSPID based on the setting of [SPI\\_DIN0\\_MODE](#). (R/W)

- 0: Delayed by 1 clock cycle
- 1: Delayed by 2 clock cycles
- 2: Delayed by 3 clock cycles
- 3: Delayed by 4 clock cycles

Can be configured in CONF state.

**SPI\_DIN1\_NUM** Configures the delays to input signal FSPIQ based on the setting of [SPI\\_DIN1\\_MODE](#). (R/W)

- 0: Delayed by 1 clock cycle
- 1: Delayed by 2 clock cycles
- 2: Delayed by 3 clock cycles
- 3: Delayed by 4 clock cycles

Can be configured in CONF state.

**SPI\_DIN2\_NUM** Configures the delays to input signal FSPIWP based on the setting of [SPI\\_DIN2\\_MODE](#). (R/W)

- 0: Delayed by 1 clock cycle
- 1: Delayed by 2 clock cycles
- 2: Delayed by 3 clock cycles
- 3: Delayed by 4 clock cycles

Can be configured in CONF state.

**SPI\_DIN3\_NUM** Configures the delays to input signal FSPIHD based on the setting of [SPI\\_DIN3\\_MODE](#). (R/W)

- 0: Delayed by 1 clock cycle
- 1: Delayed by 2 clock cycles
- 2: Delayed by 3 clock cycles
- 3: Delayed by 4 clock cycles

Can be configured in CONF state.

## Register 26.16. SPI\_DOUT\_MODE\_REG (0x002C)

(reserved)																SPI_DOUT3_MODE SPI_DOUT2_MODE SPI_DOUT1_MODE SPI_DOUT0_MODE				
31															4	3	2	1	0	Reset
0																0	0	0	0	

**SPI\_DOUT0\_MODE** Configures the output mode for FSPID signal. (R/W)

- 0: Output without delay
- 1: Output with a delay of a SPI module clock cycle at its falling edge

Can be configured in CONF state.

**SPI\_DOUT1\_MODE** Configures the output mode for FSPIQ signal. (R/W)

- 0: Output without delay
- 1: Output with a delay of a SPI module clock cycle at its falling edge

Can be configured in CONF state.

**SPI\_DOUT2\_MODE** Configures the output mode for FSPIWP signal. (R/W)

- 0: Output without delay
- 1: Output with a delay of a SPI module clock cycle at its falling edge

Can be configured in CONF state.

**SPI\_DOUT3\_MODE** Configures the output mode for FSPIHD signal. (R/W)

- 0: Output without delay
- 1: Output with a delay of a SPI module clock cycle at its falling edge

Can be configured in CONF state.



**Register 26.17. SPI\_DMA\_INT\_ENA\_REG (0x0034)**

Continued from the previous page...

**SPI\_SLV\_CMD\_ERR\_INT\_ENA** Write 1 to enable [SPI\\_SLV\\_CMD\\_ERR\\_INT](#) interrupt. (R/W)

**SPI\_MST\_RX\_AFIFO\_WFULL\_ERR\_INT\_ENA** Write 1 to enable [SPI\\_MST\\_RX\\_AFIFO\\_WFULL\\_ERR\\_INT](#) interrupt. (R/W)

**SPI\_MST\_TX\_AFIFO\_EMPTY\_ERR\_INT\_ENA** Write 1 to enable [SPI\\_MST\\_TX\\_AFIFO\\_EMPTY\\_ERR\\_INT](#) interrupt. (R/W)

**SPI\_APP2\_INT\_ENA** Write 1 to enable [SPI\\_APP2\\_INT](#) interrupt. (R/W)

**SPI\_APP1\_INT\_ENA** Write 1 to enable [SPI\\_APP1\\_INT](#) interrupt. (R/W)

Register 26.18. SPI\_DMA\_INT\_CLR\_REG (0x0038)

(reserved)											SPI_APP1_INT_CLR SPI_APP2_INT_CLR SPI_MST_TX_AFIFO_EMPTY_ERR_INT_CLR SPI_MST_RX_AFIFO_WFULL_ERR_INT_CLR SPI_SLV_CMD_ERR_INT_CLR (reserved) SPI_SEG_MAGIC_ERR_INT_CLR SPI_DMA_SEG_TRANS_DONE_INT_CLR SPI_TRANS_DONE_INT_CLR SPI_SLV_WR_BUF_DONE_INT_CLR SPI_SLV_RD_BUF_DONE_INT_CLR SPI_SLV_WR_DMA_DONE_INT_CLR SPI_SLV_RD_DMA_DONE_INT_CLR SPI_SLV_CMDA_INT_CLR SPI_SLV_CMD9_INT_CLR SPI_SLV_CMD8_INT_CLR SPI_SLV_EN_QPI_INT_CLR SPI_SLV_EX_QPI_INT_CLR SPI_DMA_OUTFIFO_EMPTY_ERR_INT_CLR SPI_DMA_INFIFO_FULL_ERR_INT_CLR																								
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset

**SPI\_DMA\_INFIFO\_FULL\_ERR\_INT\_CLR** Write 1 to clear [SPI\\_DMA\\_INFIFO\\_FULL\\_ERR\\_INT](#) interrupt. (WT)

**SPI\_DMA\_OUTFIFO\_EMPTY\_ERR\_INT\_CLR** Write 1 to clear [SPI\\_DMA\\_OUTFIFO\\_EMPTY\\_ERR\\_INT](#) interrupt. (WT)

**SPI\_SLV\_EX\_QPI\_INT\_CLR** Write 1 to clear [SPI\\_SLV\\_EX\\_QPI\\_INT](#) interrupt. (WT)

**SPI\_SLV\_EN\_QPI\_INT\_CLR** Write 1 to clear [SPI\\_SLV\\_EN\\_QPI\\_INT](#) interrupt. (WT)

**SPI\_SLV\_CMD7\_INT\_CLR** Write 1 to clear [SPI\\_SLV\\_CMD7\\_INT](#) interrupt. (WT)

**SPI\_SLV\_CMD8\_INT\_CLR** Write 1 to clear [SPI\\_SLV\\_CMD8\\_INT](#) interrupt. (WT)

**SPI\_SLV\_CMD9\_INT\_CLR** Write 1 to clear [SPI\\_SLV\\_CMD9\\_INT](#) interrupt. (WT)

**SPI\_SLV\_CMDA\_INT\_CLR** Write 1 to clear [SPI\\_SLV\\_CMDA\\_INT](#) interrupt. (WT)

**SPI\_SLV\_RD\_DMA\_DONE\_INT\_CLR** Write 1 to clear [SPI\\_SLV\\_RD\\_DMA\\_DONE\\_INT](#) interrupt. (WT)

**SPI\_SLV\_WR\_DMA\_DONE\_INT\_CLR** Write 1 to clear [SPI\\_SLV\\_WR\\_DMA\\_DONE\\_INT](#) interrupt. (WT)

**SPI\_SLV\_RD\_BUF\_DONE\_INT\_CLR** Write 1 to clear [SPI\\_SLV\\_RD\\_BUF\\_DONE\\_INT](#) interrupt. (WT)

**SPI\_SLV\_WR\_BUF\_DONE\_INT\_CLR** Write 1 to clear [SPI\\_SLV\\_WR\\_BUF\\_DONE\\_INT](#) interrupt. (WT)

**SPI\_TRANS\_DONE\_INT\_CLR** Write 1 to clear [SPI\\_TRANS\\_DONE\\_INT](#) interrupt. (WT)

**SPI\_DMA\_SEG\_TRANS\_DONE\_INT\_CLR** Write 1 to clear [SPI\\_DMA\\_SEG\\_TRANS\\_DONE\\_INT](#) interrupt. (WT)

**SPI\_SEG\_MAGIC\_ERR\_INT\_CLR** Write 1 to clear [SPI\\_SEG\\_MAGIC\\_ERR\\_INT](#) interrupt. (WT)

Continued on the next page...



**Register 26.18. SPI\_DMA\_INT\_CLR\_REG (0x0038)**

Continued from the previous page...

**SPI\_SLV\_CMD\_ERR\_INT\_CLR** Write 1 to clear [SPI\\_SLV\\_CMD\\_ERR\\_INT](#) interrupt. (WT)

**SPI\_MST\_RX\_AFIFO\_WFULL\_ERR\_INT\_CLR** Write 1 to clear [SPI\\_MST\\_RX\\_AFIFO\\_WFULL\\_ERR\\_INT](#) interrupt. (WT)

**SPI\_MST\_TX\_AFIFO\_EMPTY\_ERR\_INT\_CLR** Write 1 to clear [SPI\\_MST\\_TX\\_AFIFO\\_EMPTY\\_ERR\\_INT](#) interrupt. (WT)

**SPI\_APP2\_INT\_CLR** Write 1 to clear [SPI\\_APP2\\_INT](#) interrupt. (WT)

**SPI\_APP1\_INT\_CLR** Write 1 to clear [SPI\\_APP1\\_INT](#) interrupt. (WT)

Register 26.19. SPI\_DMA\_INT\_RAW\_REG (0x003C)

(reserved)											SPI_APP1_INT_RAW SPI_APP2_INT_RAW SPI_MST_TX_AFFO_EMPTY_ERR_INT_RAW SPI_MST_RX_AFFO_WFULL_ERR_INT_RAW SPI_SLV_CMD_ERR_INT_RAW (reserved) SPI_SEG_MAGIC_ERR_INT_RAW SPI_DMA_SEG_TRANS_DONE_INT_RAW SPI_TRANS_DONE_INT_RAW SPI_SLV_WR_BUF_DONE_INT_RAW SPI_SLV_RD_BUF_DONE_INT_RAW SPI_SLV_WR_DMA_DONE_INT_RAW SPI_SLV_RD_DMA_DONE_INT_RAW SPI_SLV_CMD9_INT_RAW SPI_SLV_CMD8_INT_RAW SPI_SLV_CMD7_INT_RAW SPI_SLV_EN_QPI_INT_RAW SPI_SLV_EX_QPI_INT_RAW SPI_DMA_OUTFIFO_EMPTY_ERR_INT_RAW SPI_DMA_INFIFO_FULL_ERR_INT_RAW																					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset

**SPI\_DMA\_INFIFO\_FULL\_ERR\_INT\_RAW** The raw interrupt status of [SPI\\_DMA\\_INFIFO\\_FULL\\_ERR\\_INT](#) interrupt. (R/WTC/SS)

**SPI\_DMA\_OUTFIFO\_EMPTY\_ERR\_INT\_RAW** The raw interrupt status of [SPI\\_DMA\\_OUTFIFO\\_EMPTY\\_ERR\\_INT](#) interrupt. (R/WTC/SS)

**SPI\_SLV\_EX\_QPI\_INT\_RAW** The raw interrupt status of [SPI\\_SLV\\_EX\\_QPI\\_INT](#) interrupt. (R/WTC/SS)

**SPI\_SLV\_EN\_QPI\_INT\_RAW** The raw interrupt status of [SPI\\_SLV\\_EN\\_QPI\\_INT](#) interrupt. (R/WTC/SS)

**SPI\_SLV\_CMD7\_INT\_RAW** The raw interrupt status of [SPI\\_SLV\\_CMD7\\_INT](#) interrupt. (R/WTC/SS)

**SPI\_SLV\_CMD8\_INT\_RAW** The raw interrupt status of [SPI\\_SLV\\_CMD8\\_INT](#) interrupt. (R/WTC/SS)

**SPI\_SLV\_CMD9\_INT\_RAW** The raw interrupt status of [SPI\\_SLV\\_CMD9\\_INT](#) interrupt. (R/WTC/SS)

**SPI\_SLV\_CMDA\_INT\_RAW** The raw interrupt status of [SPI\\_SLV\\_CMDA\\_INT](#) interrupt. (R/WTC/SS)

**SPI\_SLV\_RD\_DMA\_DONE\_INT\_RAW** The raw interrupt status of [SPI\\_SLV\\_RD\\_DMA\\_DONE\\_INT](#) interrupt. (R/WTC/SS)

**SPI\_SLV\_WR\_DMA\_DONE\_INT\_RAW** The raw interrupt status of [SPI\\_SLV\\_WR\\_DMA\\_DONE\\_INT](#) interrupt. (R/WTC/SS)

**SPI\_SLV\_RD\_BUF\_DONE\_INT\_RAW** The raw interrupt status of [SPI\\_SLV\\_RD\\_BUF\\_DONE\\_INT](#) interrupt. (R/WTC/SS)

**SPI\_SLV\_WR\_BUF\_DONE\_INT\_RAW** The raw interrupt status of [SPI\\_SLV\\_WR\\_BUF\\_DONE\\_INT](#) interrupt. (R/WTC/SS)

**SPI\_TRANS\_DONE\_INT\_RAW** The raw interrupt status of [SPI\\_TRANS\\_DONE\\_INT](#) interrupt. (R/WTC/SS)

Continued on the next page...

**Register 26.19. SPI\_DMA\_INT\_RAW\_REG (0x003C)**

Continued from the previous page...

**SPI\_DMA\_SEG\_TRANS\_DONE\_INT\_RAW** The raw interrupt status of [SPI\\_DMA\\_SEG\\_TRANS\\_DONE\\_INT](#) interrupt. (R/WTC/SS)

**SPI\_SEG\_MAGIC\_ERR\_INT\_RAW** The raw interrupt status of [SPI\\_SEG\\_MAGIC\\_ERR\\_INT](#) interrupt. (R/WTC/SS)

**SPI\_SLV\_CMD\_ERR\_INT\_RAW** The raw interrupt status of [SPI\\_SLV\\_CMD\\_ERR\\_INT](#) interrupt. (R/WTC/SS)

**SPI\_MST\_RX\_AFIFO\_WFULL\_ERR\_INT\_RAW** The raw interrupt status of [SPI\\_MST\\_RX\\_AFIFO\\_WFULL\\_ERR\\_INT](#) interrupt. (R/WTC/SS)

**SPI\_MST\_TX\_AFIFO\_EMPTY\_ERR\_INT\_RAW** The raw interrupt status of [SPI\\_MST\\_TX\\_AFIFO\\_EMPTY\\_ERR\\_INT](#) interrupt. (R/WTC/SS)

**SPI\_APP2\_INT\_RAW** The raw interrupt status of [SPI\\_APP2\\_INT](#) interrupt. The value is only controlled by the application. (R/WTC)

**SPI\_APP1\_INT\_RAW** The raw interrupt status of [SPI\\_APP1\\_INT](#) interrupt. The value is only controlled by the application. (R/WTC)

Register 26.20. SPI\_DMA\_INT\_ST\_REG (0x0040)

(reserved)																					31	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reset	
																					0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**SPI\_DMA\_INFIFO\_FULL\_ERR\_INT\_ST** The interrupt status of [SPI\\_DMA\\_INFIFO\\_FULL\\_ERR\\_INT](#) interrupt. (RO)

**SPI\_DMA\_OUTFIFO\_EMPTY\_ERR\_INT\_ST** The interrupt status of [SPI\\_DMA\\_OUTFIFO\\_EMPTY\\_ERR\\_INT](#) interrupt. (RO)

**SPI\_SLV\_EX\_QPI\_INT\_ST** The interrupt status of [SPI\\_SLV\\_EX\\_QPI\\_INT](#) interrupt. (RO)

**SPI\_SLV\_EN\_QPI\_INT\_ST** The interrupt status of [SPI\\_SLV\\_EN\\_QPI\\_INT](#) interrupt. (RO)

**SPI\_SLV\_CMD7\_INT\_ST** The interrupt status of [SPI\\_SLV\\_CMD7\\_INT](#) interrupt. (RO)

**SPI\_SLV\_CMD8\_INT\_ST** The interrupt status of [SPI\\_SLV\\_CMD8\\_INT](#) interrupt. (RO)

**SPI\_SLV\_CMD9\_INT\_ST** The interrupt status of [SPI\\_SLV\\_CMD9\\_INT](#) interrupt. (RO)

**SPI\_SLV\_CMDA\_INT\_ST** The interrupt status of [SPI\\_SLV\\_CMDA\\_INT](#) interrupt. (RO)

**SPI\_SLV\_RD\_DMA\_DONE\_INT\_ST** The interrupt status of [SPI\\_SLV\\_RD\\_DMA\\_DONE\\_INT](#) interrupt. (RO)

**SPI\_SLV\_WR\_DMA\_DONE\_INT\_ST** The interrupt status of [SPI\\_SLV\\_WR\\_DMA\\_DONE\\_INT](#) interrupt. (RO)

**SPI\_SLV\_RD\_BUF\_DONE\_INT\_ST** The interrupt status of [SPI\\_SLV\\_RD\\_BUF\\_DONE\\_INT](#) interrupt. (RO)

**SPI\_SLV\_WR\_BUF\_DONE\_INT\_ST** The interrupt status of [SPI\\_SLV\\_WR\\_BUF\\_DONE\\_INT](#) interrupt. (RO)

**SPI\_TRANS\_DONE\_INT\_ST** The interrupt status of [SPI\\_TRANS\\_DONE\\_INT](#) interrupt. (RO)

**SPI\_DMA\_SEG\_TRANS\_DONE\_INT\_ST** The interrupt status of [SPI\\_DMA\\_SEG\\_TRANS\\_DONE\\_INT](#) interrupt. (RO)

**SPI\_SEG\_MAGIC\_ERR\_INT\_ST** The interrupt status of [SPI\\_SEG\\_MAGIC\\_ERR\\_INT](#) interrupt. (RO)

**SPI\_SLV\_CMD\_ERR\_INT\_ST** The interrupt status of [SPI\\_SLV\\_CMD\\_ERR\\_INT](#) interrupt. (RO)

Continued on the next page...

**Register 26.20. SPI\_DMA\_INT\_ST\_REG (0x0040)**

Continued from the previous page...

**SPI\_MST\_RX\_AFIFO\_WFULL\_ERR\_INT\_ST** The interrupt status of [SPI\\_MST\\_RX\\_AFIFO\\_WFULL\\_ERR\\_INT](#) interrupt. (RO)

**SPI\_MST\_TX\_AFIFO\_REMPTY\_ERR\_INT\_ST** The interrupt status of [SPI\\_MST\\_TX\\_AFIFO\\_REMPTY\\_ERR\\_INT](#) interrupt. (RO)

**SPI\_APP2\_INT\_ST** The interrupt status of [SPI\\_APP2\\_INT](#) interrupt. (RO)

**SPI\_APP1\_INT\_ST** The interrupt status of [SPI\\_APP1\\_INT](#) interrupt. (RO)

**Register 26.21. SPI\_DMA\_INT\_SET\_REG (0x0044)**

(reserved)	(reserved)	SPI_APP1_INT_SET	SPI_APP2_INT_SET	SPI_MST_TX_AFIFO_REMPTY_ERR_INT_SET	SPI_MST_RX_AFIFO_WFULL_ERR_INT_SET	(reserved)	SPI_SEG_MAGIC_ERR_INT_SET	SPI_DMA_SEG_TRANS_DONE_INT_SET	SPI_TRANS_DONE_INT_SET	SPI_SLV_WR_BUF_DONE_INT_SET	SPI_SLV_RD_BUF_DONE_INT_SET	SPI_SLV_WR_DMA_DONE_INT_SET	SPI_SLV_RD_DMA_DONE_INT_SET	SPI_SLV_CMD9_INT_SET	SPI_SLV_CMD8_INT_SET	SPI_SLV_CMD7_INT_SET	SPI_SLV_EN_QPI_INT_SET	SPI_SLV_EX_QPI_INT_SET	SPI_DMA_OUTFIFO_EMPTY_ERR_INT_SET	SPI_DMA_INFIFO_FULL_ERR_INT_SET		
31	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset

**SPI\_DMA\_INFIFO\_FULL\_ERR\_INT\_SET** Write 1 to set [SPI\\_DMA\\_INFIFO\\_FULL\\_ERR\\_INT](#) interrupt. (WT)

**SPI\_DMA\_OUTFIFO\_EMPTY\_ERR\_INT\_SET** Write 1 to set [SPI\\_DMA\\_OUTFIFO\\_EMPTY\\_ERR\\_INT](#) interrupt. (WT)

**SPI\_SLV\_EX\_QPI\_INT\_SET** Write 1 to set [SPI\\_SLV\\_EX\\_QPI\\_INT](#) interrupt. (WT)

**SPI\_SLV\_EN\_QPI\_INT\_SET** Write 1 to set [SPI\\_SLV\\_EN\\_QPI\\_INT](#) interrupt. (WT)

**SPI\_SLV\_CMD7\_INT\_SET** Write 1 to set [SPI\\_SLV\\_CMD7\\_INT](#) interrupt. (WT)

**SPI\_SLV\_CMD8\_INT\_SET** Write 1 to set [SPI\\_SLV\\_CMD8\\_INT](#) interrupt. (WT)

**SPI\_SLV\_CMD9\_INT\_SET** Write 1 to set [SPI\\_SLV\\_CMD9\\_INT](#) interrupt. (WT)

**SPI\_SLV\_CMDA\_INT\_SET** Write 1 to set [SPI\\_SLV\\_CMDA\\_INT](#) interrupt. (WT)

Continued on the next page...

### Register 26.21. SPI\_DMA\_INT\_SET\_REG (0x0044)

Continued from the previous page...

**SPI\_SLV\_RD\_DMA\_DONE\_INT\_SET** Write 1 to set [SPI\\_SLV\\_RD\\_DMA\\_DONE\\_INT](#) interrupt. (WT)

**SPI\_SLV\_WR\_DMA\_DONE\_INT\_SET** Write 1 to set [SPI\\_SLV\\_WR\\_DMA\\_DONE\\_INT](#) interrupt. (WT)

**SPI\_SLV\_RD\_BUF\_DONE\_INT\_SET** Write 1 to set [SPI\\_SLV\\_RD\\_BUF\\_DONE\\_INT](#) interrupt. (WT)

**SPI\_SLV\_WR\_BUF\_DONE\_INT\_SET** Write 1 to set [SPI\\_SLV\\_WR\\_BUF\\_DONE\\_INT](#) interrupt. (WT)

**SPI\_TRANS\_DONE\_INT\_SET** Write 1 to set [SPI\\_TRANS\\_DONE\\_INT](#) interrupt. (WT)

**SPI\_DMA\_SEG\_TRANS\_DONE\_INT\_SET** Write 1 to set [SPI\\_DMA\\_SEG\\_TRANS\\_DONE\\_INT](#) interrupt. (WT)

**SPI\_SEG\_MAGIC\_ERR\_INT\_SET** Write 1 to set [SPI\\_SEG\\_MAGIC\\_ERR\\_INT](#) interrupt. (WT)

**SPI\_SLV\_CMD\_ERR\_INT\_SET** Write 1 to set [SPI\\_SLV\\_CMD\\_ERR\\_INT](#) interrupt. (WT)


**SPI\_MST\_RX\_AFIFO\_WFULL\_ERR\_INT\_SET** Write 1 to set [SPI\\_MST\\_RX\\_AFIFO\\_WFULL\\_ERR\\_INT](#) interrupt. (WT)

**SPI\_MST\_TX\_AFIFO\_REMPTY\_ERR\_INT\_SET** Write 1 to set [SPI\\_MST\\_TX\\_AFIFO\\_REMPTY\\_ERR\\_INT](#) interrupt. (WT)

**SPI\_APP2\_INT\_SET** Write 1 to set [SPI\\_APP2\\_INT](#) interrupt. (WT)


**SPI\_APP1\_INT\_SET** Write 1 to set [SPI\\_APP1\\_INT](#) interrupt. (WT)

### Register 26.22. SPI\_Wn\_REG ( $n$ : 0-15) (0x0098 + 0x4\*n)



**SPI\_BUF $n$**  32-bit data buffer  $n$ . (R/W/SS)

### Register 26.23. SPI\_DATE\_REG (0x00F0)



**SPI\_DATE** Version control register. (R/W)

## 27 I2C Controller (I2C)

The I2C (Inter-Integrated Circuit) bus allows ESP32-C6 to communicate with multiple external devices. These external devices can share one I2C bus. ESP32-C6 has two I2C controllers: one in the main system and another one in the low-power system. The I2C controller in the main system can act as a master or a slave (referred to as I2C below). The I2C controller in the low-power system can only act as a master (referred to as LP\_I2C below), and it can still work when the main system sleeps.

### 27.1 Overview

The I2C bus has two lines, namely a serial data line (SDA) and a serial clock line (SCL). Both SDA and SCL lines are open-drain. The I2C bus can be connected to a single or multiple master devices and a single or multiple slave devices. However, only one master device can access a slave at a time via the bus.

The master initiates communication by generating a START condition: pulling the SDA line low while SCL is high. Then it issues nine clock pulses via SCL. The first eight pulses are used to transmit a 7-bit address followed by a read/write ( $R/\overline{W}$ ) bit. If the address of an I2C slave matches the 7-bit address transmitted, this matching slave can respond by pulling SDA low on the ninth clock pulse. The master and the slave can send or receive data according to the  $R/\overline{W}$  bit. Whether to terminate the data transfer or not is determined by the logic level of the acknowledge (ACK) bit. During data transfer, SDA changes only when SCL is low. Once the communication has finished, the master sends a STOP condition: pulling SDA up while SCL is high. If a master both reads and writes data in one transfer, then it should send a RSTART condition, a slave address and a  $R/\overline{W}$  bit before changing its operation. The RSTART condition is used to change the transfer direction and the mode of the devices (master mode or slave mode).

### 27.2 Features

The I2C controller of ESP32-C6 has the following features:

- Master mode and slave mode
- Communication between multiple masters and slaves
- Standard mode (100 Kbit/s)
- Fast mode (400 Kbit/s)
- 7-bit addressing and 10-bit addressing
- Continuous data transfer achieved by pulling SCL low in slave mode
- Programmable digital noise filtering
- Dual address mode, which uses slave address and slave memory or register address

### 27.3 I2C Architecture




Figure 27-1. I2C Master Architecture




Figure 27-2. I2C Slave Architecture

The I2C controller runs either in master mode or slave mode, which is determined by `I2C_MS_MODE`. Figure 27-1 shows the architecture of a master, while Figure 27-2 shows that of a slave. The I2C controller has the following main parts:

- Transmit and receive memory (TX/RX RAM): store data to be transmitted and data received respectively.
- Command controller (CMD\_Controller): generate (R)START, STOP, WRITE, READ and END commands
- SCL clock controller (SCL\_FSM): generate the timing sequence conforming to the I2C protocol. Figure



27-3 and Figure 27-4 are the timing diagram and corresponding parameters of the I2C protocol.

- SDA data controller (SCL\_MAIN\_FSM): control the execution of I2C commands and the data sequence of the SDA line. It also controls the ACK\_deal module to generate the ACK bit and detect the level of the ACK bit on the SDA line.
- Serial/parallel data converter (DATA\_Shifter): shift data between serial and parallel form
- Filter for SCL (SCL\_Filter): remove noises on SCL input signals
- Filter for SDA (SDA\_Filter): remove noises on SDA input signals
- ACK bit controller (ack\_deal): generate the ACK bit and detect the level of the ACK bit on the SDA line under the control of SCL\_MAIN\_FSM.

Besides, the I2C controller also has a clock module which generates I2C clocks, and a synchronization module which synchronizes the APB bus and the I2C controller.

The clock module is used to select clock sources, turn on and off clocks, and divide clocks. The synchronization module synchronizes signal transfer between different clock domains.




Figure 27-3. I2C Protocol Timing (Cited from Fig.31 in [The I2C-bus specification Version 2.1](#))

PARAMETER	SYMBOL	STANDARD-MODE		FAST-MODE		UNIT
		MIN.	MAX.	MIN.	MAX.	
SCL clock frequency	f <sub>SCL</sub>	0	100	0	400	kHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated	t <sub>HD;STA</sub>	4.0	–	0.6	–	μs
LOW period of the SCL clock	t <sub>LOW</sub>	4.7	–	1.3	–	μs
HIGH period of the SCL clock	t <sub>HIGH</sub>	4.0	–	0.6	–	μs
Set-up time for a repeated START condition	t <sub>SU;STA</sub>	4.7	–	0.6	–	μs
Data hold time: for CBUS compatible masters (see NOTE, Section 10.1.3) for I <sup>2</sup> C-bus devices	t <sub>HD;DAT</sub>	5.0 0 <sup>(2)</sup>	– 3.45 <sup>(3)</sup>	– 0 <sup>(2)</sup>	– 0.9 <sup>(3)</sup>	μs μs
Data set-up time	t <sub>SU;DAT</sub>	250	–	100 <sup>(4)</sup>	–	ns
Rise time of both SDA and SCL signals	t <sub>r</sub>	–	1000	20 + 0.1C <sub>b</sub> <sup>(5)</sup>	300	ns
Fall time of both SDA and SCL signals	t <sub>f</sub>	–	300	20 + 0.1C <sub>b</sub> <sup>(5)</sup>	300	ns
Set-up time for STOP condition	t <sub>SU;STO</sub>	4.0	–	0.6	–	μs
Bus free time between a STOP and START condition	t <sub>BUF</sub>	4.7	–	1.3	–	μs

Figure 27-4. I2C Timing Parameters (Cited from Table 5 in [The I2C-bus specification Version 2.1](#))

## 27.4 Functional Description

As mentioned above, one or more masters and one or more slaves can be connected on the I2C bus. The following sections describe the operations of the ESP32-C6 I2C controller. Note that operations may differ between the I2C controller in ESP32-C6 and other masters or slaves on the bus. Please refer to datasheets of individual I2C devices for specific information.

### 27.4.1 Clock Configuration

Registers, TX RAM, and RX RAM are configured and accessed in the APB\_CLK clock domain. The main logic of the I2C controller, including SCL\_FSM, SCL\_MAIN\_FSM, SCL\_FILTER, SDA\_FILTER, and DATA\_SHIFTER, are in the I2C\_SCLK clock domain.

You can choose the clock source for I2C\_SCLK from XTAL\_CLK or RC\_FAST\_CLK via [PCR\\_I2C\\_SCLK\\_SEL](#):

- Enable the clock source for I2C\_SCLK by configuring [PCR\\_I2C\\_SCLK\\_EN](#) to 1.
- When [PCR\\_I2C\\_SCLK\\_SEL](#) is 0, the clock source is XTAL\_CLK.
- When [PCR\\_I2C\\_SCLK\\_SEL](#) is 1, the clock source is RC\_FAST\_CLK.

The clock source then passes through a fractional divider to generate I2C\_SCLK according to the following equation:

$$Divisor = PCR\_I2C\_SCLK\_DIV\_NUM + 1 + \frac{PCR\_I2C\_SCLK\_DIV\_A}{PCR\_I2C\_SCLK\_DIV\_B}$$

Limited by timing parameters, the derived clock I2C\_SCLK should operate at a frequency 20 times larger than SCL's frequency.

### 27.4.2 SCL and SDA Noise Filtering

SCL\_Filter and SDA\_Filter modules are identical and are used to filter signal noise on SCL and SDA, respectively. These filters can be enabled or disabled by configuring [I2C\\_SCL\\_FILTER\\_EN](#) and [I2C\\_SDA\\_FILTER\\_EN](#).

Take SCL\_Filter as an example. When enabled, SCL\_Filter samples input signals on the SCL line continuously. These input signals are valid only if they remain unchanged for consecutive [I2C\\_SCL\\_FILTER\\_THRES](#) I2C\_SCLK clock cycles. Given that only valid input signals can pass through the filter, SCL\_Filter can remove glitches whose pulse width is shorter than [I2C\\_SCL\\_FILTER\\_THRES](#) I2C\_SCLK clock cycles, while SDA\_Filter can remove glitches whose pulse width is shorter than [I2C\\_SDA\\_FILTER\\_THRES](#) I2C\_SCLK clock cycles.

### 27.4.3 SCL Clock Stretching

The I2C controller in slave mode (i.e. slave) can realize the function called clock stretching by holding the SCL line low to suspend data transmission in exchange for more time to process data. This function is enabled by setting the [I2C\\_SLAVE\\_SCL\\_STRETCH\\_EN](#) bit. The time period to release the SCL line from stretching is configured by setting the [I2C\\_STRETCH\\_PROTECT\\_NUM](#) field, in order to avoid timing sequence errors. The slave can choose to achieve clock stretching by holding the SCL line low when one of the following four events occurs:

1. Address match: The address of the slave matches the address sent by the master via the SDA line, and the  $R/\overline{W}$  bit is 1.
2. RAM being full: RX RAM of the slave is full. Note that when the slave receives less than the FIFO depth, which is 32 bytes in ESP32-C6 I2C, it is not necessary to enable clock stretching; when the slave receives FIFO depth bytes or more, you may interrupt data transmission to wrapped around RAM via the FIFO threshold, or enable clock stretching for more time to process data. When clock stretching is enabled, [I2C\\_RX\\_FULL\\_ACK\\_LEVEL](#) must be cleared, otherwise there will be unpredictable consequences.
3. RAM being empty: The slave is sending data, but its TX RAM is empty.
4. Sending an ACK: If [I2C\\_SLAVE\\_BYTE\\_ACK\\_CTL\\_EN](#) is set, the slave pulls SCL low when sending an ACK bit. At this stage, software validates data and configures [I2C\\_SLAVE\\_BYTE\\_ACK\\_LVL](#) to control the level of the ACK bit. Note that when RX RAM of the slave is full, the level of the ACK bit to be sent is determined by [I2C\\_RX\\_FULL\\_ACK\\_LEVEL](#), instead of [I2C\\_SLAVE\\_BYTE\\_ACK\\_LVL](#). In this case, [I2C\\_RX\\_FULL\\_ACK\\_LEVEL](#) should also be cleared to ensure proper functioning of clock stretching.

When clock stretching occurs, the cause of stretching can be read from the [I2C\\_STRETCH\\_CAUSE](#) bit. Clock stretching can be disabled by setting the [I2C\\_SLAVE\\_SCL\\_STRETCH\\_CLR](#) bit.

### 27.4.4 Generating SCL Pulses in Idle State

Usually when the I2C bus is idle, the SCL line is held high. The I2C controller in ESP32-C6 can be programmed to generate SCL pulses in idle state. This function only works when the I2C controller is configured as master. If the [I2C\\_SCL\\_RST\\_SLV\\_EN](#) bit is set, hardware will send [I2C\\_SCL\\_RST\\_SLV\\_NUM](#) SCL pulses, and then automatically clear [I2C\\_SCL\\_RST\\_SLV\\_EN](#) bit.

### 27.4.5 Synchronization

I2C registers are configured in APB\_CLK domain, whereas the I2C controller is configured in asynchronous I2C\_SCLK domain. Therefore, before being used by the I2C controller, register values should be synchronized by first writing configuration registers and then writing 1 to [I2C\\_CONF\\_UPGATE](#). Registers that need synchronization are listed in Table 27-1.

Table 27-1. I2C Synchronous Registers

Register	Field	Address
I2C_CTR_REG	I2C_SLV_TX_AUTO_START_EN	0x0004
	I2C_ADDR_10BIT_RW_CHECK_EN	
	I2C_ADDR_BROADCASTING_EN	
	I2C_SDA_FORCE_OUT	
	I2C_SCL_FORCE_OUT	
	I2C_SAMPLE_SCL_LEVEL	
	I2C_RX_FULL_ACK_LEVEL	
	I2C_MS_MODE	
	I2C_TX_LSB_FIRST	
	I2C_RX_LSB_FIRST	
	I2C_ARBITRATION_EN	
I2C_TO_REG	I2C_TIME_OUT_EN	0x000C
	I2C_TIME_OUT_VALUE	
I2C_SLAVE_ADDR_REG	I2C_ADDR_10BIT_EN	0x0010
	I2C_SLAVE_ADDR	
I2C_FIFO_CONF_REG	I2C_FIFO_ADDR_CFG_EN	0x0018
I2C_SCL_SP_CONF_REG	I2C_SDA_PD_EN	0x0080
	I2C_SCL_PD_EN	
	I2C_SCL_RST_SLV_NUM	
	I2C_SCL_RST_SLV_EN	
I2C_SCL_STRETCH_CONF_REG	I2C_SLAVE_BYTE_ACK_CTL_EN	0x0084
	I2C_SLAVE_BYTE_ACK_LVL	
	I2C_SLAVE_SCL_STRETCH_EN	
	I2C_STRETCH_PROTECT_NUM	
I2C_SCL_LOW_PERIOD_REG	I2C_SCL_LOW_PERIOD	0x0000
I2C_SCL_HIGH_PERIOD_REG	I2C_WAIT_HIGH_PERIOD	0x0038
	I2C_HIGH_PERIOD	
I2C_SDA_HOLD_REG	I2C_SDA_HOLD_TIME	0x0030
I2C_SDA_SAMPLE_REG	I2C_SDA_SAMPLE_TIME	0x0034
I2C_SCL_START_HOLD_REG	I2C_SCL_START_HOLD_TIME	0x0040
I2C_SCL_RSTART_SETUP_REG	I2C_SCL_RSTART_SETUP_TIME	0x0044
I2C_SCL_STOP_HOLD_REG	I2C_SCL_STOP_HOLD_TIME	0x0048
I2C_SCL_STOP_SETUP_REG	I2C_SCL_STOP_SETUP_TIME	0x004C
I2C_SCL_ST_TIME_OUT_REG	I2C_SCL_ST_TO_I2C	0x0078
I2C_SCL_MAIN_ST_TIME_OUT_REG	I2C_SCL_MAIN_ST_TO_I2C	0x007C
I2C_FILTER_CFG_REG	I2C_SCL_FILTER_EN	0x0050
	I2C_SCL_FILTER_THRES	
	I2C_SDA_FILTER_EN	
	I2C_SDA_FILTER_THRES	

### 27.4.6 Open-Drain Output

SCL and SDA output drivers must be configured as open-drain. There are two ways to achieve this:

1. Set `I2C_SCL_FORCE_OUT` and `I2C_SDA_FORCE_OUT`, and configure `GPIO_PIN $n$ _PAD_DRIVER` for corresponding SCL and SDA pads as open-drain.
2. Clear `I2C_SCL_FORCE_OUT` and `I2C_SDA_FORCE_OUT`.

Because these lines are configured as open-drain, the low-to-high transition time of each line is longer, determined together by the pull-up resistor and line capacitance. The output duty cycle of I2C is limited by the SDA and SCL line's pull-up speed, mainly SCL's speed.

In addition, when `I2C_SCL_FORCE_OUT` and `I2C_SCL_PD_EN` are set to 1, SCL can be forced low; when `I2C_SDA_FORCE_OUT` and `I2C_SDA_PD_EN` are set to 1, SDA can be forced low.

### 27.4.7 Timing Parameter Configuration




Figure 27-5. I2C Timing Diagram

Figure 27-5 shows the timing diagram of an I2C master. This figure also specifies registers used to configure the START bit, STOP bit, data hold time, data sample time, waiting time on the rising SCL edge, etc. Timing parameters are calculated as follows in `I2C_SCLK` clock cycles:

1.  $t_{LOW} = (I2C\_SCL\_LOW\_PERIOD + 1) \cdot T_{I2C\_SCLK}$
2.  $t_{HIGH} = (I2C\_SCL\_HIGH\_PERIOD + 1) \cdot T_{I2C\_SCLK}$
3.  $t_{SU:STA} = (I2C\_SCL\_RSTART\_SETUP\_TIME + 1) \cdot T_{I2C\_SCLK}$
4.  $t_{HD:STA} = (I2C\_SCL\_START\_HOLD\_TIME + 1) \cdot T_{I2C\_SCLK}$
5.  $t_r = (I2C\_SCL\_WAIT\_HIGH\_PERIOD + 1) \cdot T_{I2C\_SCLK}$
6.  $t_{SU:STO} = (I2C\_SCL\_STOP\_SETUP\_TIME + 1) \cdot T_{I2C\_SCLK}$
7.  $t_{BUF} = (I2C\_SCL\_STOP\_HOLD\_TIME + 1) \cdot T_{I2C\_SCLK}$
8.  $t_{HD:DAT} = (I2C\_SDA\_HOLD\_TIME + 1) \cdot T_{I2C\_SCLK}$
9.  $t_{SU:DAT} = (I2C\_SCL\_LOW\_PERIOD - I2C\_SDA\_HOLD\_TIME) \cdot T_{I2C\_SCLK}$

Timing registers below are divided into two groups, depending on the mode in which these registers are active:

- Master mode only:

1. **I2C\_SCL\_START\_HOLD\_TIME**: Specifies the interval between the moment SDA is pulled low and the moment SCL is pulled low when the master generates a START condition. This interval is  $(I2C\_SCL\_START\_HOLD\_TIME + 1)$  in I2C\_SCLK cycles. This register is active only when the I2C controller works in master mode.
2. **I2C\_SCL\_LOW\_PERIOD**: Specifies the low period of SCL. This period lasts  $(I2C\_SCL\_LOW\_PERIOD + 1)$  in I2C\_SCLK cycles. This register is active only when the I2C controller works in master mode.

However, this period could be extended in the following scenarios:

- SCL is pulled low by peripheral devices when I2C acts as a master.
  - SCL is pulled low by an END command executed by the I2C controller.
  - SCL is pulled low by clock stretching when I2C acts as a slave.
3. **I2C\_SCL\_WAIT\_HIGH\_PERIOD**: Specifies time for SCL to switch from low to high in I2C\_SCLK cycles. Please make sure that SCL can be pulled high within this time period. Otherwise, the high period of SCL may be incorrect. This register is active only when the I2C controller works in master mode.
  4. **I2C\_SCL\_HIGH\_PERIOD**: Specifies the high period of SCL in I2C\_SCLK cycles. This register is active only when the I2C controller works in master mode. When SCL goes high within  $(I2C\_SCL\_WAIT\_HIGH\_PERIOD + 1)$  in I2C\_SCLK cycles, its frequency is:

$$f_{scl} = \frac{f_{I2C\_SCLK}}{I2C\_SCL\_LOW\_PERIOD + I2C\_SCL\_HIGH\_PERIOD + I2C\_SCL\_WAIT\_HIGH\_PERIOD + 3 + I2C\_SCL\_FILTER\_THRES}$$

where 3 represents the amount of clock cycles required to synchronize the SCL. If the SCL filtering function is turned on, the delay caused by **I2C\_SCL\_FILTER\_THRES** needs to be added. As the SCL low-to-high transition time represented by **I2C\_SCL\_WAIT\_HIGH\_PERIOD** + 1 module clock can be affected by the pull-up resistor, IO drive capability, SCL line capacitance, etc., deviation may occur between the actual frequency of the test and the theoretical frequency. At this point, deviations can be reduced by adjusting the value of **I2C\_SCL\_WAIT\_HIGH\_PERIOD**.

- Master mode and slave mode:

1. **I2C\_SDA\_SAMPLE\_TIME**: Specifies the interval between the rising edge of SCL and the level sampling time of SDA. It is advised to set a value in the middle of SCL's high period, so as to correctly sample the level of SCL. This register is active both in master mode and slave mode.
2. **I2C\_SDA\_HOLD\_TIME**: Specifies the interval between changing the SDA output level and the falling edge of SCL. This register is active both in master mode and slave mode.

Timing parameters limits corresponding register configuration.

1.  $\frac{f_{I2C\_SCLK}}{f_{SCL}} > 20$
2.  $3 \times f_{I2C\_SCLK} \leq (I2C\_SDA\_HOLD\_TIME - 4) \times f_{APB\_CLK}$
3.  $I2C\_SDA\_HOLD\_TIME + I2C\_SCL\_START\_HOLD\_TIME > SDA\_FILTER\_THRES + 3$
4.  $I2C\_SCL\_WAIT\_HIGH\_PERIOD < I2C\_SDA\_SAMPLE\_TIME < I2C\_SCL\_HIGH\_PERIOD$
5.  $I2C\_SDA\_SAMPLE\_TIME < I2C\_SCL\_WAIT\_HIGH\_PERIOD + I2C\_SCL\_START\_HOLD\_TIME + I2C\_SCL\_RSTART\_SETUP\_TIME$
6.  $I2C\_STRETCH\_PROTECT\_NUM + I2C\_SDA\_HOLD\_TIME > I2C\_SCL\_LOW\_PERIOD$

### 27.4.8 Timeout Control

The I2C controller has three types of timeout control, namely timeout control for SCL\_FSM, for SCL\_MAIN\_FSM, and for the SCL line. The first two are always enabled, while the third is configurable.

When SCL\_FSM remains unchanged for more than  $2^{I2C\_SCL\_ST\_TO\_I2C}$  clock cycles, an I2C\_SCL\_ST\_TO\_INT interrupt is triggered, and then SCL\_FSM goes to idle state. The value of I2C\_SCL\_ST\_TO\_I2C should be less than or equal to 22, which means SCL\_FSM could remain unchanged for  $2^{22}$  I2C\_SCLK clock cycles at most before the interrupt is generated.

When SCL\_MAIN\_FSM remains unchanged for more than  $2^{I2C\_SCL\_MAIN\_ST\_TO\_I2C}$  I2C\_SCLK clock cycles, an I2C\_SCL\_MAIN\_ST\_TO\_INT interrupt is triggered, and then SCL\_MAIN\_FSM goes to idle state. The value of I2C\_SCL\_MAIN\_ST\_TO\_I2C should be less than or equal to 22, which means SCL\_MAIN\_FSM could remain unchanged for  $2^{22}$  clock cycles at most before the interrupt is generated.

Timeout control for SCL is enabled by setting I2C\_TIME\_OUT\_EN. When the level of SCL remains unchanged for more than I2C\_TIME\_OUT\_VALUE clock cycles, an I2C\_TIME\_OUT\_INT interrupt is triggered, and then the I2C bus goes to idle state.

### 27.4.9 Command Configuration

When the I2C controller works in master mode, CMD\_Controller reads commands from 8 sequential command registers and controls SCL\_FSM and SCL\_MAIN\_FSM accordingly.




Figure 27-6. Structure of I2C Command Registers

Command registers, whose structure is illustrated in Figure 27-6, are active only when the I2C controller works in master mode. Fields of command registers are:

1. CMD\_DONE: Indicates that a command has been executed. After each command has been executed, the CMD\_DONE bit in the corresponding command register is set to 1 by hardware. By reading this bit, software can tell if the command has been executed. When writing new commands, this bit must be cleared by software.
2. op\_code: Indicates the command. The I2C controller supports five commands:
  - WRITE: op\_code = 1. The I2C controller sends a slave address, a register address (only in dual address mode) and data to the slave.
  - STOP: op\_code = 2. The I2C controller sends a STOP bit defined by the I2C protocol. This code also indicates that the command sequence has been executed, and the CMD\_Controller stops reading commands. After restarted by software, the CMD\_Controller resumes reading commands from command register 0.

- READ: `op_code = 3`. The I2C controller reads data from the slave.
  - END: `op_code = 4`. The I2C controller pulls the SCL line down and suspends I2C communication. This code also indicates that the command sequence has completed, and the `CMD_Controller` stops executing commands. Once software refreshes data in command registers and the RAM, the `CMD_Controller` can be restarted to execute commands from command register 0 again.
  - RSTART: `op_code = 6`. The I2C controller sends a START bit or a RSTART bit defined by the I2C protocol.
3. `ack_value`: Used to configure the level of the ACK bit sent by the I2C controller during a read operation. This bit is ignored in RSTART, STOP, END and WRITE conditions.
  4. `ack_exp`: Used to configure the level of the ACK bit expected by the I2C controller during a write operation. This bit is ignored during RSTART, STOP, END and READ conditions.
  5. `ack_check_en`: Used to enable the I2C controller during a write operation to check whether the ACK level sent by the slave matches `ack_exp` in the command. If this bit is set and the level received does not match `ack_exp` in the WRITE command, the master will generate an `I2C_NACK_INT` interrupt and a STOP condition for data transfer. If this bit is cleared, the controller will not check the ACK level sent by the slave. This bit is ignored during RSTART, STOP, END and READ conditions.
  6. `byte_num`: Specifies the length of data (in bytes) to be read or written. Can range from 1 to 255 bytes. This bit is ignored during RSTART, STOP and END conditions.

Each command sequence is executed starting from command register 0 and terminated by a STOP or an END. Therefore, there must be a STOP or an END command in the eight command registers.

A complete data transfer on the I2C bus should be initiated by a START and terminated by a STOP. The transfer process may be completed using multiple sequences, separated by END commands. Each sequence may differ in the direction of data transfer, clock frequency, slave addresses, data length, etc. This allows efficient use of available peripheral RAM and also achieves more flexible I2C communication.

### 27.4.10 TX/RX RAM Data Storage

Both TX RAM and RX RAM are  $32 \times 8$  bits, and can be accessed in FIFO or non-FIFO mode. If `I2C_NONFIFO_EN` bit is cleared, both RAMs are accessed in FIFO mode; if `I2C_NONFIFO_EN` bit is set, both RAMs are accessed in non-FIFO mode.

TX RAM stores data that the I2C controller needs to send. During communication, when the I2C controller needs to send data (except acknowledgement bits), it reads data from TX RAM and sends them sequentially via SDA. When the I2C controller works in master mode, all data must be stored in TX RAM in the order they need to be sent to slaves. The data stored in TX RAM include slave addresses, read/write bits, register addresses (only in dual address mode) and data to be sent. When the I2C controller works in slave mode, TX RAM only stores data to be sent.

TX RAM can be read and written by the CPU. The CPU writes to TX RAM either in FIFO mode or in non-FIFO mode (direct address). In FIFO mode, the CPU writes to TX RAM via the fixed address `I2C_DATA_REG`, with addresses for writing in TX RAM incremented automatically by hardware. In non-FIFO mode, the CPU accesses TX RAM directly via address fields (`I2C Base Address + 0x100`) ~ (`I2C Base Address + 0x17C`). Each byte in TX RAM occupies an entire word in the address space. Therefore, the address of the first byte is `I2C Base Address + 0x100`, the second byte is `I2C Base Address + 0x104`, the third byte is `I2C Base Address + 0x108`, and so on.



The CPU can only read TX RAM via direct addresses. Bytes written to the TX RAM can be read back by the CPU, via the direct addresses. Addresses for reading TX RAM are the same with addresses for writing TX RAM.

RX RAM stores data the I2C controller receives during communication. When the I2C controller works in slave mode, neither slave addresses sent by the master nor register addresses (only in dual address mode) will be stored into RX RAM. Values of RX RAM can be read by software after I2C communication completes.

RX RAM can only be read by the CPU. The CPU reads RX RAM either in FIFO mode or in non-FIFO mode (direct address). In FIFO mode, the CPU reads RX RAM via the fixed address [I2C\\_DATA\\_REG](#), with addresses for reading RX RAM incremented automatically by hardware. In non-FIFO mode, the CPU accesses TX RAM directly via address fields ([I2C Base Address](#) + 0x180) ~([I2C Base Address](#) + 0x1FC). Each byte in RX RAM occupies an entire word in the address space. Therefore, the address of the first byte is [I2C Base Address](#) + 0x180, the second byte is [I2C Base Address](#) + 0x184, the third byte is [I2C Base Address](#) + 0x188 and so on.

In FIFO mode, TX RAM of a master may wrap around to send data larger than the FIFO depth. Set [I2C\\_FIFO\\_PRT\\_EN](#). If the size of data to be sent is smaller than [I2C\\_TXFIFO\\_WM\\_THRHD](#) (master), an [I2C\\_TXFIFO\\_WM\\_INT](#) (master) interrupt is generated. After receiving the interrupt, software continues writing to [I2C\\_DATA\\_REG](#) (master). Please ensure that software writes to or refreshes TX RAM before the master sends data, otherwise it may result in unpredictable consequences.

In FIFO mode, RX RAM of a slave may also wrap around to receive data larger than the FIFO depth. Set [I2C\\_FIFO\\_PRT\\_EN](#) and clear [I2C\\_RX\\_FULL\\_ACK\\_LEVEL](#). If data already received (to be overwritten) is larger than [I2C\\_RXFIFO\\_WM\\_THRHD](#) (slave), an [I2C\\_RXFIFO\\_WM\\_INT](#) (slave) interrupt is generated. After receiving the interrupt, software continues reading from [I2C\\_DATA\\_REG](#) (slave).

### 27.4.11 Data Conversion

DATA\_Shifter is used for serial/parallel conversion, converting byte data in TX RAM to an outgoing serial bitstream or an incoming serial bitstream to byte data in RX RAM. [I2C\\_RX\\_LSB\\_FIRST](#) and [I2C\\_TX\\_LSB\\_FIRST](#) can be used to select LSB- or MSB-first storage and transmission of data.

### 27.4.12 Addressing Mode

The ESP32-C6 I2C controller supports 7-bit and 10-bit addressing. 10-bit addressing can be mixed with 7-bit addressing. Besides, the ESP32-C6 I2C controller also supports dual address mode.

Define the slave address as `SLV_ADDR`. In 7-bit addressing mode, the slave address is `SLV_ADDR[6:0]`; in 10-bit addressing mode, the slave address is `SLV_ADDR[9:0]`.

In 7-bit addressing mode, the master only needs to send one byte of address, which comprises `SLV_ADDR[6:0]` and a  $R/\overline{W}$  bit. In 7-bit addressing mode, there is a special case called general call addressing (broadcast). It is enabled by setting [I2C\\_ADDR\\_BROADCASTING\\_EN](#) in a slave. When the slave receives the general call address (0x00) from the master and the  $R/\overline{W}$  bit followed is 0, it responds to the master regardless of its own address.

In 10-bit addressing mode, the master needs to send two bytes of address. The first byte is `slave_addr_first_7bits` followed by a  $R/\overline{W}$  bit, and `slave_addr_first_7bits` should be configured as (0x78 | `SLV_ADDR[9:8]`). The second byte is `slave_addr_second_byte`, which should be configured as `SLV_ADDR[7:0]`.

The slave can enable 10-bit addressing by configuring [I2C\\_ADDR\\_10BIT\\_EN](#). [I2C\\_SLAVE\\_ADDR](#) is used to configure I2C slave address. Specifically, [I2C\\_SLAVE\\_ADDR\[14:7\]](#) should be configured as `SLV_ADDR[7:0]`, and

`I2C_SLAVE_ADDR[6:0]` should be configured as  $(0x78 \mid \text{SLV\_ADDR}[9:8])$ . Since a 10-bit slave address has one more byte than a 7-bit address, `byte_num` of the WRITE command and the number of bytes in the RAM increase by one. Please refer to [Programming Example](#) for detailed descriptions.

When working in slave mode, the I2C controller supports dual address mode, where the first address is the address of an I2C slave, and the second one is the slave's memory address. When using dual address mode, RAM must be accessed in non-FIFO mode. Dual address mode is enabled by setting `I2C_FIFO_ADDR_CFG_EN`. When the slave address received by the slave is inconsistent with the internally configured slave address, the `I2C_SLAVE_ADDR_UNMATCH` interrupt will be generated.

### 27.4.13 $R/\overline{W}$ Bit Check in 10-bit Addressing Mode

In 10-bit addressing mode, when `I2C_ADDR_10BIT_RW_CHECK_EN` is set to 1, the I2C controller performs a check on the first byte, which consists of `slave_addr_first_7bits` and a  $R/\overline{W}$  bit. When the  $R/\overline{W}$  bit does not indicate a WRITE operation, i.e. not in line with the I2C protocol, the data transfer ends. If the check feature is not enabled, when the  $R/\overline{W}$  bit does not indicate a WRITE, the data transfer still continues, but transfer failure may occur.

### 27.4.14 To Start the I2C Controller

To start the I2C controller in master mode, after configuring the controller to master mode and command registers, write 1 to `I2C_TRANS_START` in order to let the master starts to parse and execute command sequences. The master always executes a command sequence starting from command register 0 to a STOP or an END. To execute another command sequence starting from command register 0, refresh commands by writing 1 again to `I2C_TRANS_START`.

There are two ways to start the I2C controller in slave mode:

- Set `I2C_SLV_TX_AUTO_START_EN`, and the slave starts automatic transfer upon an address match;
- Clear `I2C_SLV_TX_AUTO_START_EN`, and always set `I2C_TRANS_START` before accepting any transfer.

## 27.5 Functional differences between LP\_I2C and I2C

LP\_I2C can be used as a master to communicate with external devices when the main system sleeps. LP\_I2C includes all the functions of the ESP32-C6 `I2Cmaster`, but doesn't include any functions of ESP32-C6 `I2Cslave`. It does not contain any registers related to the `I2Cslave`. For detailed register list, see [27.10 LP\\_I2C Register Summary](#).

The design differences between LP\_I2C and I2C master are as follows:

- The size of TX/RX RAM in LP\_I2C is 16\*8 bit, which means the TX RX FIFO depth is 16 bytes.
- The clock source of APB\_CLK in LP\_I2C is CLK\_AON\_FAST. Configure `LP_I2C_SCLK_SEL` to select the clock source for `I2C_SCLK`. When `LP_I2C_SCLK_SEL` is 0, select `CLK_ROOT_FAST` as clock source, and when `LP_I2C_SCLK_SEL` is 1, select `CLK_XTALD2` as the clock source. Configure `LP_EXT_I2C_CK_EN` high to enable the clock source of `I2C_SCLK`. Adjust the timing registers accordingly when the clock frequency changes.

See the programming examples of ESP32-C6 `I2Cslave` in [27.6](#) for that of LP\_I2C.

## 27.6 Programming Example

This sections provides programming examples for typical communication scenarios. ESP32-C6 has two I2C controllers. For the convenience of description, I2C masters and slaves in all subsequent figures are ESP32-C6 I2C controllers. I2C master is referred to as I2C<sub>master</sub>, and I2C slave is referred to as I2C<sub>slave</sub>.

### 27.6.1 I2C<sub>master</sub> Writes to I2C<sub>slave</sub> with a 7-bit Address in One Command Sequence

#### 27.6.1.1 Introduction




Figure 27-7. I2C<sub>master</sub> Writing to I2C<sub>slave</sub> with a 7-bit Address

Figure 27-7 shows how I2C<sub>master</sub> writes N bytes of data to I2C<sub>slave</sub> registers or RAM using 7-bit addressing. As shown in figure 27-7, the first byte in the RAM of I2C<sub>master</sub> is a 7-bit I2C<sub>slave</sub> address followed by a  $R/\overline{W}$  bit. When the  $R/\overline{W}$  bit is 0, it indicates a WRITE operation. The remaining bytes are used to store data ready for transfer. The cmd box contains related command sequences.

After the command sequence is configured and data in RAM is ready, I2C<sub>master</sub> enables the controller and initiates data transfer by setting the `I2C_TRANS_START` bit. The controller has four steps to take:

1. Wait for SCL to go high, to avoid SCL being used by other masters or slaves.
2. Execute a RSTART command by sending a START bit.
3. Execute a WRITE command by taking N+1 bytes from the RAM in order and send them to I2C<sub>slave</sub> in the same order. The first byte is the address of I2C<sub>slave</sub>.
4. Execute a STOP command. Once the I2C<sub>master</sub> transfers a STOP bit, an `I2C_TRANS_COMPLETE_INT` interrupt is generated.

#### 27.6.1.2 Configuration Example

1. Configure the timing parameter registers of I2C<sub>master</sub> and I2C<sub>slave</sub> according to Section 27.4.7.
2. Set `I2C_MS_MODE` (master) to 1, and `I2C_MS_MODE` (slave) to 0.

3. Write 1 to `I2C_CONF_UPGATE` (master) and `I2C_CONF_UPGATE` (slave) to synchronize registers.
4. Configure command registers of `I2Cmaster`.

Command register	op_code	ack_value	ack_exp	ack_check_en	byte_num
<code>I2C_COMMAND0</code> (master)	RSTART	—	—	—	—
<code>I2C_COMMAND1</code> (master)	WRITE	ack_value	ack_exp	1	N+1
<code>I2C_COMMAND2</code> (master)	STOP	—	—	—	—

5. Write the address of `I2Cslave` and data to be sent to TX RAM of `I2Cmaster` in either FIFO mode or non-FIFO mode according to Section 27.4.10.
6. Write the address of `I2Cslave` to `I2C_SLAVE_ADDR` (slave) in `I2C_SLAVE_ADDR_REG` (slave) register.
7. Write 1 to `I2C_CONF_UPGATE` (master) and `I2C_CONF_UPGATE` (slave) to synchronize registers.
8. Write 1 to `I2C_TRANS_START` (master) and `I2C_TRANS_START` (slave) to start transfer.
9. `I2Cslave` compares the slave address sent by `I2Cmaster` with its own address in `I2C_SLAVE_ADDR` (slave). When `ack_check_en` (master) in `I2Cmaster`'s WRITE command is 1, `I2Cmaster` checks ACK value each time it sends a byte. When `ack_check_en` (master) is 0, `I2Cmaster` does not check ACK value and take `I2Cslave` as a matching slave by default.
  - Match: If the received ACK value matches `ack_exp` (master) (the expected ACK value), `I2Cmaster` continues data transfer.
  - Not match: If the received ACK value does not match `ack_exp`, `I2Cmaster` generates an `I2C_NACK_INT` (master) interrupt and stops data transfer.
10. `I2Cmaster` sends data, and determines whether to check ACK value according to `ack_check_en` (master).
11. If data to be sent (N) is larger than TX FIFO depth, TX RAM of `I2Cmaster` may wrap around in FIFO mode. For details, please refer to Section 27.4.10.
12. If data to be received (N) is larger than RX FIFO depth, RX RAM of `I2Cslave` may wrap around in FIFO mode. For details, please refer to Section 27.4.10.
 

If data to be received (N) is larger than RX FIFO depth, the other way is to enable clock stretching by setting the `I2C_SLAVE_SCL_STRETCH_EN` (slave), and clearing `I2C_RX_FULL_ACK_LEVEL`. When RX RAM is full, an `I2C_SLAVE_STRETCH_INT` (slave) interrupt is generated. In this way, `I2Cslave` can hold SCL low, in exchange for more time to read data. After software has finished reading, you can set `I2C_SLAVE_STRETCH_INT_CLR` (slave) to 1 to clear interrupt, and set `I2C_SLAVE_SCL_STRETCH_CLR` (slave) to release the SCL line.
13. After data transfer completes, `I2Cmaster` executes the STOP command, and generates an `I2C_TRANS_COMPLETE_INT` (master) interrupt.

### 27.6.2 `I2Cmaster` Writes to `I2Cslave` with a 10-bit Address in One Command Sequence

### 27.6.2.1 Introduction




Figure 27-8. I2C<sub>master</sub> Writing to a Slave with a 10-bit Address

Figure 27-8 shows how I2C<sub>master</sub> writes N bytes of data using 10-bit addressing to an I2C slave. The configuration and transfer process is similar to what is described in 27.6.1, except that a 10-bit I2C<sub>slave</sub> address is formed from two bytes. Since a 10-bit I2C<sub>slave</sub> address has one more byte than a 7-bit I2C<sub>slave</sub> address, byte\_num and length of data in TX RAM increase by 1 accordingly.

### 27.6.2.2 Configuration Example

1. Set I2C\_MS\_MODE (master) to 1, and I2C\_MS\_MODE (slave) to 0.
2. Write 1 to I2C\_CONF\_UPGATE (master) and I2C\_CONF\_UPGATE (slave) to synchronize registers.
3. Configure command registers of I2C<sub>master</sub>.

Command registers	op_code	ack_value	ack_exp	ack_check_en	byte_num
I2C_COMMAND0 (master)	RSTART	—	—	—	—
I2C_COMMAND1 (master)	WRITE	ack_value	ack_exp	1	N+2
I2C_COMMAND2 (master)	STOP	—	—	—	—

4. Configure I2C\_SLAVE\_ADDR (slave) in I2C\_SLAVE\_ADDR\_REG (slave) as I2C<sub>slave</sub>'s 10-bit address, and set I2C\_ADDR\_10BIT\_EN (slave) to 1 to enable 10-bit addressing.
5. Write the address of I2C<sub>slave</sub> and data to be sent to TX RAM of I2C<sub>master</sub>. The first byte of the address of I2C<sub>slave</sub> comprises ((0x78 | I2C\_SLAVE\_ADDR[9:8]) << 1) and a  $R/\overline{W}$  bit. The second byte of the address of I2C<sub>slave</sub> is I2C\_SLAVE\_ADDR[7:0]. These two bytes are followed by data to be sent in FIFO or non-FIFO mode.
6. Write 1 to I2C\_CONF\_UPGATE (master) and I2C\_CONF\_UPGATE (slave) to synchronize registers.
7. Write 1 to I2C\_TRANS\_START (master) and I2C\_TRANS\_START (slave) to start transfer.
8. I2C<sub>slave</sub> compares the slave address sent by I2C<sub>master</sub> with its own address in I2C\_SLAVE\_ADDR (slave).

When `ack_check_en` (master) in  $I2C_{master}$ 's WRITE command is 1,  $I2C_{master}$  checks ACK value each time it sends a byte. When `ack_check_en` (master) is 0,  $I2C_{master}$  does not check ACK value and take  $I2C_{slave}$  as matching slave by default.

- Match: If the received ACK value matches `ack_exp` (master) (the expected ACK value),  $I2C_{master}$  continues data transfer.
- Not match: If the received ACK value does not match `ack_exp`,  $I2C_{master}$  generates an `I2C_NACK_INT` (master) interrupt and stops data transfer.

- $I2C_{master}$  sends data, and determines whether to check ACK value according to `ack_check_en` (master).
- If data to be sent is larger than TX FIFO depth, TX RAM of  $I2C_{master}$  may wrap around in FIFO mode. For details, please refer to Section 27.4.10.
- If data to be received is larger than RX FIFO depth, RX RAM of  $I2C_{slave}$  may wrap around in FIFO mode. For details, please refer to Section 27.4.10.

If data to be received is larger than RX FIFO depth, the other way is to enable clock stretching by setting `I2C_SLAVE_SCL_STRETCH_EN` (slave), and clearing `I2C_RX_FULL_ACK_LEVEL` to 0. When RX RAM is full, an `I2C_SLAVE_STRETCH_INT` (slave) interrupt is generated. In this way,  $I2C_{slave}$  can hold SCL low, in exchange for more time to read data. After software has finished reading, you can set `I2C_SLAVE_STRETCH_INT_CLR` (slave) to 1 to clear interrupt, and set `I2C_SLAVE_SCL_STRETCH_CLR` (slave) to release the SCL line.

- After data transfer completes,  $I2C_{master}$  executes the STOP command, and generates an `I2C_TRANS_COMPLETE_INT` (master) interrupt.

### 27.6.3 $I2C_{master}$ Writes to $I2C_{slave}$ with Two 7-bit Addresses in One Command Sequence

#### 27.6.3.1 Introduction




Figure 27-9.  $I2C_{master}$  Writing to  $I2C_{slave}$  with Two 7-bit Addresses

Figure 27-9 shows how  $I2C_{master}$  writes N bytes of data to  $I2C_{slave}$  registers or RAM using 7-bit double addressing. The configuration and transfer process is similar to what is described in Section 27.6.1, except that

in 7-bit dual address mode I2C<sub>master</sub> sends two 7-bit addresses. The first address is the address of an I2C slave, and the second one is I2C<sub>slave</sub>'s memory address (i.e. addrM in Figure 27-9). When using double addressing, RAM must be accessed in non-FIFO mode. The I2C slave put received byte0 ~ byte(N-1) into its RAM in an order starting from addrM. The RAM is overwritten every 32 bytes.

### 27.6.3.2 Configuration Example

1. Set I2C\_MS\_MODE (master) to 1, and I2C\_MS\_MODE (slave) to 0.
2. Set I2C\_FIFO\_ADDR\_CFG\_EN (slave) to 1 to enable dual address mode.
3. Write 1 to I2C\_CONF\_UPGATE (master) and I2C\_CONF\_UPGATE (slave) to synchronize registers.
4. Configure command registers of I2C<sub>master</sub>.

Command registers	op_code	ack_value	ack_exp	ack_check_en	byte_num
I2C_COMMAND0 (master)	RSTART	—	—	—	—
I2C_COMMAND1 (master)	WRITE	ack_value	ack_exp	1	N+2
I2C_COMMAND2 (master)	STOP	—	—	—	—

5. Write the address of I2C<sub>slave</sub> and data to be sent to TX RAM of I2C<sub>master</sub> in FIFO or non-FIFO mode.
6. Write the address of I2C<sub>slave</sub> to I2C\_SLAVE\_ADDR (slave) in I2C\_SLAVE\_ADDR\_REG (slave) register.
7. Write 1 to I2C\_CONF\_UPGATE (master) and I2C\_CONF\_UPGATE (slave) to synchronize registers.
8. Write 1 to I2C\_TRANS\_START (master) and I2C\_TRANS\_START (slave) to start transfer.
9. I2C<sub>slave</sub> compares the slave address sent by I2C<sub>master</sub> with its own address in I2C\_SLAVE\_ADDR (slave). When ack\_check\_en (master) in I2C<sub>master</sub>'s WRITE command is 1, I2C<sub>master</sub> checks ACK value each time it sends a byte. When ack\_check\_en (master) is 0, I2C<sub>master</sub> does not check ACK value and take I2C<sub>slave</sub> as matching slave by default.
  - Match: If the received ACK value matches ack\_exp (master) (the expected ACK value), I2C<sub>master</sub> continues data transfer.
  - Not match: If the received ACK value does not match ack\_exp, I2C<sub>master</sub> generates an I2C\_NACK\_INT (master) interrupt and stops data transfer.
10. I2C<sub>slave</sub> receives the RX RAM address sent by I2C<sub>master</sub> and adds the offset.
11. I2C<sub>master</sub> sends data, and determines whether to check ACK value according to ack\_check\_en (master).
12. If data to be sent is larger than TX FIFO depth, TX RAM of I2C<sub>master</sub> may wrap around in FIFO mode. For details, please refer to Section 27.4.10.
13. If data to be received is larger than RX FIFO depth, you may enable clock stretching by setting I2C\_SLAVE\_SCL\_STRETCH\_EN (slave), and clearing I2C\_RX\_FULL\_ACK\_LEVEL to 0. When RX RAM is full, an I2C\_SLAVE\_STRETCH\_INT (slave) interrupt is generated. In this way, I2C<sub>slave</sub> can hold SCL low, in exchange for more time to read data. After software has finished reading, you can set I2C\_SLAVE\_STRETCH\_INT\_CLR (slave) to 1 to clear interrupt, and set I2C\_SLAVE\_SCL\_STRETCH\_CLR (slave) to release the SCL line.
14. After data transfer completes, I2C<sub>master</sub> executes the STOP command, and generates an I2C\_TRANS\_COMPLETE\_INT (master) interrupt.

**PRELIMINARY**

## 27.6.4 I2C<sub>master</sub> Writes to I2C<sub>slave</sub> with a 7-bit Address in Multiple Command Sequences

### 27.6.4.1 Introduction




Figure 27-10. I2C<sub>master</sub> Writing to I2C<sub>slave</sub> with a 7-bit Address in Multiple Sequences

Given that the I2C Controller RAM holds only the size of TX/RX FIFO depth, when data are too large to be processed, it is advised to transmit them in multiple command sequences. At the end of every command sequence is an END command. When the controller executes this END command, SCL will be pulled low, and the software can refresh command sequence registers and the RAM for next the transfer.

Figure 27-10 shows how I2C<sub>master</sub> writes to an I2C slave in two or three segments as an example. For the first segment, the CMD\_Controller registers are configured as shown in Segment0. Once data in I2C<sub>master</sub>'s RAM is ready and I2C\_TRANS\_START is set, I2C<sub>master</sub> initiates data transfer. After executing the END command, I2C<sub>master</sub> turns off the SCL clock and pulls SCL low to reserve the bus. Meanwhile, the controller generates an I2C\_END\_DETECT\_INT interrupt.

For the second segment, after detecting the I2C\_END\_DETECT\_INT interrupt, software refreshes the CMD\_Controller registers, reloads the RAM and clears this interrupt, as shown in Segment1. If cmd1 in the second segment is a STOP, then data is transmitted to I2C<sub>slave</sub> in two segments. I2C<sub>master</sub> resumes data transfer



after `I2C_TRANS_START` is set, and terminates the transfer by sending a STOP bit.

For the third segment, after the second data transfer finishes and an `I2C_END_DETECT_INT` is detected, the `CMD_Controller` registers of `I2Cmaster` are configured as shown in Segment2. Once `I2C_TRANS_START` is set, `I2Cmaster` generates a STOP bit and terminates the transfer.

Note that other `I2Cmasters` will not transact on the bus between two segments. The bus is only released after a STOP command is sent. The I2C controller can be reset by setting `I2C_FSM_RST` field at any time. This field will later be cleared automatically by hardware.

### 27.6.4.2 Configuration Example

1. Set `I2C_MS_MODE` (master) to 1, and `I2C_MS_MODE` (slave) to 0.
2. Write 1 to `I2C_CONF_UPGATE` (master) and `I2C_CONF_UPGATE` (slave) to synchronize registers.
3. Configure command registers of `I2Cmaster`.

Command registers	op_code	ack_value	ack_exp	ack_check_en	byte_num
<code>I2C_COMMAND0</code> (master)	RSTART	—	—	—	—
<code>I2C_COMMAND1</code> (master)	WRITE	ack_value	ack_exp	1	N+1
<code>I2C_COMMAND2</code> (master)	END	—	—	—	—

4. Write the address of `I2Cslave` and data to be sent to TX RAM of `I2Cmaster` in either FIFO mode or non-FIFO mode according to Section 27.4.10.
5. Write the address of `I2Cslave` to `I2C_SLAVE_ADDR` (slave) in `I2C_SLAVE_ADDR_REG` (slave) register
6. Write 1 to `I2C_CONF_UPGATE` (master) and `I2C_CONF_UPGATE` (slave) to synchronize registers.
7. Write 1 to `I2C_TRANS_START` (master) and `I2C_TRANS_START` (slave) to start transfer.
8. `I2Cslave` compares the slave address sent by `I2Cmaster` with its own address in `I2C_SLAVE_ADDR` (slave). When `ack_check_en` (master) in `I2Cmaster`'s WRITE command is 1, `I2Cmaster` checks ACK value each time it sends a byte. When `ack_check_en` (master) is 0, `I2Cmaster` does not check ACK value and take `I2Cslave` as matching slave by default.
  - Match: If the received ACK value matches `ack_exp` (master) (the expected ACK value), `I2Cmaster` continues data transfer.
  - Not match: If the received ACK value does not match `ack_exp`, `I2Cmaster` generates an `I2C_NACK_INT` (master) interrupt and stops data transfer.
9. `I2Cmaster` sends data, and checks ACK value or not according to `ack_check_en` (master).
10. After the `I2C_END_DETECT_INT` (master) interrupt is generated, set `I2C_END_DETECT_INT_CLR` (master) to 1 to clear this interrupt.
11. Update `I2Cmaster`'s command registers.

Command registers	op_code	ack_value	ack_exp	ack_check_en	byte_num
<code>I2C_COMMAND0</code> (master)	WRITE	ack_value	ack_exp	1	M
<code>I2C_COMMAND1</code> (master)	END/STOP	—	—	—	—

12. Write M bytes of data to be sent to TX RAM of I2C<sub>master</sub> in FIFO or non-FIFO mode.
13. Write 1 to I2C\_TRANS\_START (master) bit to start transfer and repeat step 9.
14. If the command is a STOP, I2C stops transfer and generates an I2C\_TRANS\_COMPLETE\_INT (master) interrupt.
15. If the command is an END, repeat step 10.
16. Update I2C<sub>master</sub>'s command registers.

Command registers of I2C <sub>master</sub>	op_code	ack_value	ack_exp	ack_check_en	byte_num
I2C_COMMAND1 (master)	STOP	—	—	—	—

17. Write 1 to I2C\_TRANS\_START (master) bit to start transfer.
18. I2C<sub>master</sub> executes the STOP command and generates an I2C\_TRANS\_COMPLETE\_INT (master) interrupt.

## 27.6.5 I2C<sub>master</sub> Reads I2C<sub>slave</sub> with a 7-bit Address in One Command Sequence

### 27.6.5.1 Introduction




Figure 27-11. I2C<sub>master</sub> Reading I2C<sub>slave</sub> with a 7-bit Address

Figure 27-11 shows how I2C<sub>master</sub> reads N bytes of data from an I2C slave using 7-bit addressing. cmd1 is a WRITE command, and when this command is executed I2C<sub>master</sub> sends the address of I2C<sub>slave</sub>. The byte sent comprises a 7-bit I2C<sub>slave</sub> address and a  $R/\overline{W}$  bit. When the  $R/\overline{W}$  bit is 1, it indicates a READ operation. If the address of an I2C slave matches the sent address, this matching slave starts sending data to I2C<sub>master</sub>. I2C<sub>master</sub> generates acknowledgements according to ack\_value defined in the READ command upon receiving a byte.

As illustrated in Figure 27-11, I2C<sub>master</sub> executes two READ commands: it generates ACKs for (N-1) bytes of data in cmd2, and a NACK for the last byte of data in cmd 3. This configuration may be changed as required.

I2C<sub>master</sub> writes received data into the controller RAM from addr0, whose original content (a the address of I2C<sub>slave</sub> and a  $R/\overline{W}$  bit) is overwritten by byte0 marked red in Figure 27-11.

### 27.6.5.2 Configuration Example

1. Set I2C\_MS\_MODE (master) to 1, and I2C\_MS\_MODE (slave) to 0.
2. We recommend setting I2C\_SLAVE\_SCL\_STRETCH\_EN (slave) to 1, so that SCL can be held low for more processing time when I2C<sub>slave</sub> needs to send data. If this bit is not set, software should write data to be sent to I2C<sub>slave</sub>'s TX RAM before I2C<sub>master</sub> initiates transfer. Configuration below is applicable to scenario where I2C\_SLAVE\_SCL\_STRETCH\_EN (slave) is 1.
3. Write 1 to I2C\_CONF\_UPGATE (master) and I2C\_CONF\_UPGATE (slave) to synchronize registers.
4. Configure command registers of I2C<sub>master</sub>.

Command registers of I2C <sub>master</sub>	op_code	ack_value	ack_exp	ack_check_en	byte_num
I2C_COMMAND0 (master)	RSTART	—	—	—	—
I2C_COMMAND1 (master)	WRITE	0	0	1	1
I2C_COMMAND2 (master)	READ	0	0	1	N-1
I2C_COMMAND3 (master)	READ	1	0	1	1
I2C_COMMAND4 (master)	STOP	—	—	—	—

5. Write the address of I2C<sub>slave</sub> to TX RAM of I2C<sub>master</sub> in either FIFO mode or non-FIFO mode according to Section 27.4.10.
6. Write the address of I2C<sub>slave</sub> to I2C\_SLAVE\_ADDR (slave) in I2C\_SLAVE\_ADDR\_REG (slave) register.
7. Write 1 to I2C\_CONF\_UPGATE (master) and I2C\_CONF\_UPGATE (slave) to synchronize registers.
8. Write 1 to I2C\_TRANS\_START (master) bit to start I2C<sub>master</sub>'s transfer.
9. Start I2C<sub>slave</sub>'s transfer according to Section 27.4.14.
10. I2C<sub>slave</sub> compares the slave address sent by I2C<sub>master</sub> with its own address in I2C\_SLAVE\_ADDR (slave). When ack\_check\_en (master) in I2C<sub>master</sub>'s WRITE command is 1, I2C<sub>master</sub> checks ACK value each time it sends a byte. When ack\_check\_en (master) is 0, I2C<sub>master</sub> does not check ACK value and take I2C<sub>slave</sub> as matching slave by default.
  - Match: If the received ACK value matches ack\_exp (master) (the expected ACK value), I2C<sub>master</sub> continues data transfer.
  - Not match: If the received ACK value does not match ack\_exp, I2C<sub>master</sub> generates an I2C\_NACK\_INT (master) interrupt and stops data transfer.
11. After I2C\_SLAVE\_STRETCH\_INT (slave) is generated, the I2C\_STRETCH\_CAUSE bit is 0. The address of I2C<sub>slave</sub> matches the address sent over SDA, and I2C<sub>slave</sub> needs to send data.
12. Write data to be sent to TX RAM of I2C<sub>slave</sub> in either FIFO mode or non-FIFO mode according to Section 27.4.10.

13. Set `I2C_SLAVE_SCL_STRETCH_CLR` (slave) to 1 to release SCL.
14. `I2C_slave` sends data, and `I2C_master` checks ACK value or not according to `ack_check_en` (master) in the READ command.
15. If data to be read by `I2C_master` is larger than the TX FIFO depth of `I2C_slave`, an `I2C_SLAVE_STRETCH_INT` (slave) interrupt will be generated when TX RAM of `I2C_slave` becomes empty. In this way, `I2C_slave` can hold SCL low, so that software has more time to pad data in TX RAM of `I2C_slave` and read data in RX RAM of `I2C_master`. After software has finished reading, you can set `I2C_SLAVE_STRETCH_INT_CLR` (slave) to 1 to clear interrupt, and set `I2C_SLAVE_SCL_STRETCH_CLR` (slave) to release the SCL line.
16. After `I2C_master` has received the last byte of data, set `ack_value` (master) to 1. `I2C_slave` will stop transfer once receiving the `I2C_NACK_INT` interrupt.
17. After data transfer completes, `I2C_master` executes the STOP command, and generates an `I2C_TRANS_COMPLETE_INT` (master) interrupt.

## 27.6.6 I2C<sub>master</sub> Reads I2C<sub>slave</sub> with a 10-bit Address in One Command Sequence

### 27.6.6.1 Introduction




Figure 27-12. I2C<sub>master</sub> Reading I2C<sub>slave</sub> with a 10-bit Address

Figure 27-12 shows how I2C<sub>master</sub> reads data from an I2C slave using 10-bit addressing. Unlike 7-bit addressing, in 10-bit addressing the WRITE command of the I2C<sub>master</sub> is formed from two bytes, and correspondingly TX RAM of this master stores a 10-bit address of two bytes. The  $R/\overline{W}$  bit in the first byte is 0, which indicates a WRITE operation. After a RSTART condition, I2C<sub>master</sub> sends the first byte of address again to read data from I2C<sub>slave</sub>, but the  $R/\overline{W}$  bit is 1, which indicates a READ operation. The two address bytes can be configured as described in Section 27.6.2.

### 27.6.6.2 Configuration Example

1. Set `I2C_MS_MODE` (master) to 1, and `I2C_MS_MODE` (slave) to 0.
2. We recommend setting `I2C_SLAVE_SCL_STRETCH_EN` (slave) to 1, so that SCL can be held low for more processing time when `I2C_slave` needs to send data. If this bit is not set, software should write data to be sent to `I2C_slave`'s TX RAM before `I2C_master` initiates transfer. Configuration below is applicable to scenario where `I2C_SLAVE_SCL_STRETCH_EN` (slave) is 1.
3. Write 1 to `I2C_CONF_UPGATE` (master) and `I2C_CONF_UPGATE` (slave) to synchronize registers.
4. Configure command registers of `I2C_master`.

Command registers of <code>I2C_master</code>	op_code	ack_value	ack_exp	ack_check_en	byte_num
<code>I2C_COMMAND0</code> (master)	RSTART	—	—	—	—
<code>I2C_COMMAND1</code> (master)	WRITE	0	0	1	2
<code>I2C_COMMAND2</code> (master)	RSTART	—	—	—	—
<code>I2C_COMMAND3</code> (master)	WRITE	0	0	1	1
<code>I2C_COMMAND4</code> (master)	READ	0	0	1	N-1
<code>I2C_COMMAND5</code> (master)	READ	1	0	1	1
<code>I2C_COMMAND6</code> (master)	STOP	—	—	—	—

5. Configure `I2C_SLAVE_ADDR` (slave) in `I2C_SLAVE_ADDR_REG` (slave) as `I2C_slave`'s 10-bit address, and set `I2C_ADDR_10BIT_EN` (slave) to 1 to enable 10-bit addressing.
6. Write the address of `I2C_slave` and data to be sent to TX RAM of `I2C_master` in either FIFO or non-FIFO mode. The first byte of address comprises  $((0x78 | I2C\_SLAVE\_ADDR[9:8]) \ll 1)$  and a  $R/\overline{W}$  bit, which is 1 and indicates a WRITE operation. The second byte of address is `I2C_SLAVE_ADDR[7:0]`. The third byte is  $((0x78 | I2C\_SLAVE\_ADDR[9:8]) \ll 1)$  and a  $R/\overline{W}$  bit, which is 1 and indicates a READ operation.
7. Write 1 to `I2C_CONF_UPGATE` (master) and `I2C_CONF_UPGATE` (slave) to synchronize registers.
8. Write 1 to `I2C_TRANS_START` (master) to start `I2C_master`'s transfer.
9. Start `I2C_slave`'s transfer according to Section 27.4.14.
10. `I2C_slave` compares the slave address sent by `I2C_master` with its own address in `I2C_SLAVE_ADDR` (slave). When `ack_check_en` (master) in `I2C_master`'s WRITE command is 1, `I2C_master` checks ACK value each time it sends a byte. When `ack_check_en` (master) is 0, `I2C_master` does not check ACK value and take `I2C_slave` as matching slave by default.
  - Match: If the received ACK value matches `ack_exp` (master) (the expected ACK value), `I2C_master` continues data transfer.
  - Not match: If the received ACK value does not match `ack_exp`, `I2C_master` generates an `I2C_NACK_INT` (master) interrupt and stops data transfer.
11. `I2C_master` sends a RSTART and the third byte in TX RAM, which is  $((0x78 | I2C\_SLAVE\_ADDR[9:8]) \ll 1)$  and a  $R/\overline{W}$  bit that indicates READ.
12. `I2C_slave` repeats step 10. If its address matches the address sent by `I2C_master`, `I2C_slave` proceed on to the next steps.

13. After `I2C_SLAVE_STRETCH_INT` (slave) is generated, the `I2C_STRETCH_CAUSE` bit is 0. The address of `I2C_slave` matches the address sent over SDA, and `I2C_slave` needs to send data.
14. Write data to be sent to TX RAM of `I2C_slave` in either FIFO mode or non-FIFO mode according to Section 27.4.10.
15. Set `I2C_SLAVE_SCL_STRETCH_CLR` (slave) to 1 to release SCL.
16. `I2C_slave` sends data, and `I2C_master` checks ACK value or not according to `ack_check_en` (master) in the READ command.
17. If data to be read by `I2C_master` is larger than the TX FIFO depth of `I2C_slave`, an `I2C_SLAVE_STRETCH_INT` (slave) interrupt will be generated when TX RAM of `I2C_slave` becomes empty. In this way, `I2C_slave` can hold SCL low, so that software has more time to pad data in TX RAM of `I2C_slave` and read data in RX RAM of `I2C_master`. After software has finished reading, you can set `I2C_SLAVE_STRETCH_INT_CLR` (slave) to 1 to clear interrupt, and set `I2C_SLAVE_SCL_STRETCH_CLR` (slave) to release the SCL line.
18. After `I2C_master` has received the last byte of data, set `ack_value` (master) to 1. `I2C_slave` will stop transfer once receiving the `I2C_NACK_INT` interrupt.
19. After data transfer completes, `I2C_master` executes the STOP command, and generates an `I2C_TRANS_COMPLETE_INT` (master) interrupt.

## 27.6.7 I2C<sub>master</sub> Reads I2C<sub>slave</sub> with Two 7-bit Addresses in One Command Sequence

### 27.6.7.1 Introduction




Figure 27-13. I2C<sub>master</sub> Reading N Bytes of Data from addrM of I2C<sub>slave</sub> with a 7-bit Address

Figure 27-13 shows how I2C<sub>master</sub> reads data from specified addresses in an I2C slave. I2C<sub>master</sub> sends two bytes of addresses: the first byte is a 7-bit I2C<sub>slave</sub> address followed by a  $R/\overline{W}$  bit, which is 0 and indicates a WRITE; the second byte is I2C<sub>slave</sub>'s memory address. After a RSTART condition, I2C<sub>master</sub> sends the first byte of address again, but the  $R/\overline{W}$  bit is 1 which indicates a READ. Then, I2C<sub>master</sub> reads data starting from addrM.

### 27.6.7.2 Configuration Example

1. Set I2C\_MS\_MODE (master) to 1, and I2C\_MS\_MODE (slave) to 0.
2. We recommend setting I2C\_SLAVE\_SCL\_STRETCH\_EN (slave) to 1, so that SCL can be held low for more processing time when I2C<sub>slave</sub> needs to send data. If this bit is not set, software should write data to be sent to I2C<sub>slave</sub>'s TX RAM before I2C<sub>master</sub> initiates transfer. Configuration below is applicable to scenario where I2C\_SLAVE\_SCL\_STRETCH\_EN (slave) is 1.
3. Set I2C\_FIFO\_ADDR\_CFG\_EN (slave) to 1 to enable dual address mode.
4. Write 1 to I2C\_CONF\_UPGATE (master) and I2C\_CONF\_UPGATE (slave) to synchronize registers.
5. Configure command registers of I2C<sub>master</sub>.

Command registers of I2C <sub>master</sub>	op_code	ack_value	ack_exp	ack_check_en	byte_num
I2C_COMMAND0 (master)	RSTART	—	—	—	—
I2C_COMMAND1 (master)	WRITE	0	0	1	2
I2C_COMMAND2 (master)	RSTART	—	—	—	—
I2C_COMMAND3 (master)	WRITE	0	0	1	1
I2C_COMMAND4 (master)	READ	0	0	1	N-1
I2C_COMMAND5 (master)	READ	1	0	1	1
I2C_COMMAND6 (master)	STOP	—	—	—	—

6. Configure I2C\_SLAVE\_ADDR (slave) in I2C\_SLAVE\_ADDR\_REG (slave) register as I2C<sub>slave</sub>'s 7-bit address, and set I2C\_ADDR\_10BIT\_EN (slave) to 0 to enable 7-bit addressing.
7. Write the address of I2C<sub>slave</sub> and data to be sent to TX RAM of I2C<sub>master</sub> in either FIFO or non-FIFO mode according to Section 27.4.10. The first byte of address comprises ( I2C\_SLAVE\_ADDR[6:0] ) << 1 and a  $R/\overline{W}$  bit, which is 0 and indicates a WRITE. The second byte of address is memory address M of I2C<sub>slave</sub>. The third byte is ( I2C\_SLAVE\_ADDR[6:0] ) << 1 and a  $R/\overline{W}$  bit, which is 1 and indicates a READ.
8. Write 1 to I2C\_CONF\_UPGATE (master) and I2C\_CONF\_UPGATE (slave) to synchronize registers.
9. Write 1 to I2C\_TRANS\_START (master) to start I2C<sub>master</sub>'s transfer.
10. Start I2C<sub>slave</sub>'s transfer according to Section 27.4.14.
11. I2C<sub>slave</sub> compares the slave address sent by I2C<sub>master</sub> with its own address in I2C\_SLAVE\_ADDR (slave). When ack\_check\_en (master) in I2C<sub>master</sub>'s WRITE command is 1, I2C<sub>master</sub> checks ACK value each time it sends a byte. When ack\_check\_en (master) is 0, I2C<sub>master</sub> does not check ACK value and take I2C<sub>slave</sub> as matching slave by default.
  - Match: If the received ACK value matches ack\_exp (master) (the expected ACK value), I2C<sub>master</sub> continues data transfer.

- Not match: If the received ACK value does not match `ack_exp`, `I2C_master` generates an `I2C_NACK_INT` (master) interrupt and stops data transfer.
12. `I2C_slave` receives memory address sent by `I2C_master` and adds the offset.
  13. `I2C_master` sends a RSTART and the third byte in TX RAM, which is  $((0x78 | I2C\_SLAVE\_ADDR[9:8]) \ll 1)$  and a R bit.
  14. `I2C_slave` repeats step 11. If its address matches the address sent by `I2C_master`, `I2C_slave` proceed on to the next steps.
  15. After `I2C_SLAVE_STRETCH_INT` (slave) is generated, the `I2C_STRETCH_CAUSE` bit is 0. The address of `I2C_slave` matches the address sent over SDA, and `I2C_slave` needs to send data.
  16. Write data to be sent to TX RAM of `I2C_slave` in either FIFO mode or non-FIFO mode according to Section 27.4.10.
  17. Set `I2C_SLAVE_SCL_STRETCH_CLR` (slave) to 1 to release SCL.
  18. `I2C_slave` sends data, and `I2C_master` checks ACK value or not according to `ack_check_en` (master) in the READ command.
  19. If data to be read by `I2C_master` is larger than the TX FIFO depth of `I2C_slave`, an `I2C_SLAVE_STRETCH_INT` (slave) interrupt will be generated when TX RAM of `I2C_slave` becomes empty. In this way, `I2C_slave` can hold SCL low, so that software has more time to pad data in TX RAM of `I2C_slave` and read data in RX RAM of `I2C_master`. After software has finished reading, you can set `I2C_SLAVE_STRETCH_INT_CLR` (slave) to 1 to clear interrupt, and set `I2C_SLAVE_SCL_STRETCH_CLR` (slave) to release the SCL line.
  20. After `I2C_master` has received the last byte of data, set `ack_value` (master) to 1. `I2C_slave` will stop transfer once receiving the `I2C_NACK_INT` interrupt.
  21. After data transfer completes, `I2C_master` executes the STOP command, and generates an `I2C_TRANS_COMPLETE_INT` (master) interrupt.

### 27.6.8 I2C<sub>master</sub> Reads I2C<sub>slave</sub> with a 7-bit Address in Multiple Command Sequences



### 27.6.8.1 Introduction




Figure 27-14. I2C<sub>master</sub> Reading I2C<sub>slave</sub> with a 7-bit Address in Segments

Figure 27-14 shows how I2C<sub>master</sub> reads (N+M) bytes of data from an I2C slave in two/three segments separated by END commands. Configuration procedures are described as follows:

1. The procedures for Segment0 is similar to 27-11, except that the last command is an END.
2. Prepare data in the TX RAM of I2C<sub>slave</sub>, and set I2C\_TRANS\_START to start data transfer. After executing the END command, I2C<sub>master</sub> refreshes command registers and the RAM as shown in Segment1, and clears the corresponding I2C\_END\_DETECT\_INT interrupt. If cmd2 in Segment1 is a STOP, then data is read from I2C<sub>slave</sub> in two segments. I2C<sub>master</sub> resumes data transfer by setting I2C\_TRANS\_START and terminates the transfer by sending a STOP bit.
3. If cmd2 in Segment1 is an END, then data is read from I2C<sub>slave</sub> in three segments. After the second data

transfer finishes and an I2C\_END\_DETECT\_INT interrupt is detected, the cmd box is configured as shown in Segment2. Once I2C\_TRANS\_START is set, I2C<sub>master</sub> terminates the transfer by sending a STOP bit.

### 27.6.8.2 Configuration Example

1. Set I2C\_MS\_MODE (master) to 1, and I2C\_MS\_MODE (slave) to 0.
2. We recommend setting I2C\_SLAVE\_SCL\_STRETCH\_EN (slave) to 1, so that SCL can be held low for more processing time when I2C<sub>slave</sub> needs to send data. If this bit is not set, software should write data to be sent to I2C<sub>slave</sub>'s TX RAM before I2C<sub>master</sub> initiates transfer. Configuration below is applicable to scenario where I2C\_SLAVE\_SCL\_STRETCH\_EN (slave) is 1.
3. Write 1 to I2C\_CONF\_UPGATE (master) and I2C\_CONF\_UPGATE (slave) to synchronize registers.
4. Configure command registers of I2C<sub>master</sub>.

Command registers of I2C <sub>master</sub>	op_code	ack_value	ack_exp	ack_check_en	byte_num
I2C_COMMAND0 (master)	RSTART	—	—	—	—
I2C_COMMAND1 (master)	WRITE	0	0	1	1
I2C_COMMAND2 (master)	READ	0	0	1	N
I2C_COMMAND3 (master)	END	—	—	—	—

5. Write the address of I2C<sub>slave</sub> to TX RAM of I2C<sub>master</sub> in FIFO or non-FIFO mode.
6. Write the address of I2C<sub>slave</sub> to I2C\_SLAVE\_ADDR (slave) in I2C\_SLAVE\_ADDR\_REG (slave) register.
7. Write 1 to I2C\_CONF\_UPGATE (master) and I2C\_CONF\_UPGATE (slave) to synchronize registers.
8. Write 1 to I2C\_TRANS\_START (master) to start I2C<sub>master</sub>'s transfer.
9. Start I2C<sub>slave</sub>'s transfer according to Section 27.4.14.
10. I2C<sub>slave</sub> compares the slave address sent by I2C<sub>master</sub> with its own address in I2C\_SLAVE\_ADDR (slave). When ack\_check\_en (master) in I2C<sub>master</sub>'s WRITE command is 1, I2C<sub>master</sub> checks ACK value each time it sends a byte. When ack\_check\_en (master) is 0, I2C<sub>master</sub> does not check ACK value and take I2C<sub>slave</sub> as matching slave by default.
  - Match: If the received ACK value matches ack\_exp (master) (the expected ACK value), I2C<sub>master</sub> continues data transfer.
  - Not match: If the received ACK value does not match ack\_exp, I2C<sub>master</sub> generates an I2C\_NACK\_INT (master) interrupt and stops data transfer.
11. After I2C\_SLAVE\_STRETCH\_INT (slave) is generated, the I2C\_STRETCH\_CAUSE bit is 0. The address of I2C<sub>slave</sub> matches the address sent over SDA, and I2C<sub>slave</sub> needs to send data.
12. Write data to be sent to TX RAM of I2C<sub>slave</sub> in either FIFO mode or non-FIFO mode according to Section 27.4.10.
13. Set I2C\_SLAVE\_SCL\_STRETCH\_CLR (slave) to 1 to release SCL.
14. I2C<sub>slave</sub> sends data, and I2C<sub>master</sub> checks ACK value or not according to ack\_check\_en (master) in the READ command.

15. If data to be read by I2C<sub>master</sub> in one READ command (N or M) is larger than the TX FIFO depth of I2C<sub>slave</sub>, an I2C\_SLAVE\_STRETCH\_INT (slave) interrupt will be generated when TX RAM of I2C<sub>slave</sub> becomes empty. In this way, I2C<sub>slave</sub> can hold SCL low, so that software has more time to pad data in TX RAM of I2C<sub>slave</sub> and read data in RX RAM of I2C<sub>master</sub>. After software has finished reading, you can set I2C\_SLAVE\_STRETCH\_INT\_CLR (slave) to 1 to clear interrupt, and set I2C\_SLAVE\_SCL\_STRETCH\_CLR (slave) to release the SCL line.
16. Once finishing reading data in the first READ command, I2C<sub>master</sub> executes the END command and triggers an I2C\_END\_DETECT\_INT (master) interrupt, which is cleared by setting I2C\_END\_DETECT\_INT\_CLR (master) to 1.
17. Update I2C<sub>master</sub>'s command registers using one of the following two methods:

Command registers of I2C <sub>master</sub>	op_code	ack_value	ack_exp	ack_check_en	byte_num
I2C_COMMAND0 (master)	READ	ack_value	ack_exp	1	M
I2C_COMMAND1 (master)	END	—	—	—	—

Or

Command registers of I2C <sub>master</sub>	op_code	ack_value	ack_exp	ack_check_en	byte_num
I2C_COMMAND0 (master)	READ	0	0	1	M-1
I2C_COMMAND0 (master)	READ	1	0	1	1
I2C_COMMAND1 (master)	STOP	—	—	—	—

18. Write M bytes of data to be sent to TX RAM of I2C<sub>slave</sub>. If M is larger than the TX FIFO depth, then repeat step 12 in FIFO or non-FIFO mode.
19. Write 1 to I2C\_TRANS\_START (master) bit to start transfer and repeat step 14.
20. If the last command is a STOP, then set ack\_value (master) to 1 after I2C<sub>master</sub> has received the last byte of data. I2C<sub>slave</sub> stops transfer upon the I2C\_NACK\_INT interrupt. I2C<sub>master</sub> executes the STOP command to stop transfer and generates an I2C\_TRANS\_COMPLETE\_INT (master) interrupt.
21. If the last command is an END, then repeat step 16 and proceed on to the next steps.
22. Update I2C<sub>master</sub>'s command registers.

Command registers of I2C <sub>master</sub>	op_code	ack_value	ack_exp	ack_check_en	byte_num
I2C_COMMAND1 (master)	STOP	—	—	—	—

23. Write 1 to I2C\_TRANS\_START (master) bit to start transfer.
24. I2C<sub>master</sub> executes the STOP command to stop transfer, and generates an I2C\_TRANS\_COMPLETE\_INT (master) interrupt.

## 27.7 Interrupts

- I2C\_SLAVE\_STRETCH\_INT: Generated when one of the four stretching events occurs in slave mode.

- I2C\_DET\_START\_INT: Triggered when the master or the slave detects a START signal.
- I2C\_SCL\_MAIN\_ST\_TO\_INT: Triggered when the main state machine SCL\_MAIN\_FSM remains unchanged for over [I2C\\_SCL\\_MAIN\\_ST\\_TO\\_I2C\[23:0\]](#) clock cycles.
- I2C\_SCL\_ST\_TO\_INT: Triggered when the state machine SCL\_FSM remains unchanged for over [I2C\\_SCL\\_ST\\_TO\\_I2C\[23:0\]](#) clock cycles.
- I2C\_RXFIFO\_UDF\_INT: Triggered when the I2C controller reads RX FIFO via the APB bus, but RX FIFO is empty.
- I2C\_TXFIFO\_OVF\_INT: Triggered when the I2C controller writes TX FIFO via the APB bus, but TX FIFO is full.
- I2C\_NACK\_INT: Triggered when the ACK value received by the master is not as expected, or when the ACK value received by the slave is 1.
- I2C\_TRANS\_START\_INT: Triggered when the I2C controller sends a START bit.
- I2C\_TIME\_OUT\_INT: Triggered when SCL stays high or low for more than [I2C\\_TIME\\_OUT\\_VALUE](#) clock cycles during data transfer.
- I2C\_TRANS\_COMPLETE\_INT: Triggered when the I2C controller detects a STOP bit.
- I2C\_MST\_TXFIFO\_UDF\_INT: Triggered when TX FIFO of the master underflows.
- I2C\_ARBITRATION\_LOST\_INT: Triggered when the SDA's output value does not match its input value while the master's SCL is high.
- I2C\_BYTE\_TRANS\_DONE\_INT: Triggered when the I2C controller sends or receives a byte.
- I2C\_END\_DETECT\_INT: Triggered when op\_code of the master indicates an END command and an END condition is detected.
- I2C\_RXFIFO\_OVF\_INT: Triggered when RX FIFO of the I2C controller overflows.
- I2C\_TXFIFO\_WM\_INT: I2C TX FIFO watermark interrupt. Triggered when [I2C\\_FIFO\\_PRT\\_EN](#) is 1 and the pointers of TX FIFO are less than [I2C\\_TXFIFO\\_WM\\_THRHD\[4:0\]](#).
- I2C\_RXFIFO\_WM\_INT: I2C RX FIFO watermark interrupt. Triggered when [I2C\\_FIFO\\_PRT\\_EN](#) is 1 and the pointers of RX FIFO are greater than [I2C\\_RXFIFO\\_WM\\_THRHD\[4:0\]](#).
- I2C\_SLAVE\_ADDR\_UNMATCH\_INT: Triggered when the received slave address is inconsistent with the internally configured slave address in slave mode.

## 27.8 Register Summary

### 27.9 I2C Register Summary

The addresses in this section are relative to **I2C Controller** base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Timing registers</b>			
<a href="#">I2C_SCL_LOW_PERIOD_REG</a>	Configures the low level width of the SCL Clock	0x0000	R/W
<a href="#">I2C_SDA_HOLD_REG</a>	Configures the hold time after a negative SCL edge	0x0030	R/W
<a href="#">I2C_SDA_SAMPLE_REG</a>	Configures the sample time after a positive SCL edge	0x0034	R/W
<a href="#">I2C_SCL_HIGH_PERIOD_REG</a>	Configures the high level width of SCL	0x0038	R/W
<a href="#">I2C_SCL_START_HOLD_REG</a>	Configures the delay between the SDA and SCL negative edge for a start condition	0x0040	R/W
<a href="#">I2C_SCL_RSTART_SETUP_REG</a>	Configures the delay between the positive edge of SCL and the negative edge of SDA	0x0044	R/W
<a href="#">I2C_SCL_STOP_HOLD_REG</a>	Configures the delay after the SCL clock edge for a stop condition	0x0048	R/W
<a href="#">I2C_SCL_STOP_SETUP_REG</a>	Configures the delay between the SDA and SCL rising edge for a stop condition Measurement unit: i2c_sclk	0x004C	R/W
<a href="#">I2C_SCL_ST_TIME_OUT_REG</a>	SCL status time out register	0x0078	R/W
<a href="#">I2C_SCL_MAIN_ST_TIME_OUT_REG</a>	SCL main status time out register	0x007C	R/W
<b>Configuration registers</b>			
<a href="#">I2C_CTR_REG</a>	Transmission setting	0x0004	varies
<a href="#">I2C_TO_REG</a>	Setting time out control for receiving data	0x000C	R/W
<a href="#">I2C_SLAVE_ADDR_REG</a>	Local slave address setting	0x0010	R/W
<a href="#">I2C_FIFO_CONF_REG</a>	FIFO configuration register	0x0018	R/W
<a href="#">I2C_FILTER_CFG_REG</a>	SCL and SDA filter configuration register	0x0050	R/W
<a href="#">I2C_SCL_SP_CONF_REG</a>	Power configuration register	0x0080	varies
<a href="#">I2C_SCL_STRETCH_CONF_REG</a>	Set SCL stretch of I2C slave	0x0084	varies
<b>Status registers</b>			
<a href="#">I2C_SR_REG</a>	Describe I2C work status	0x0008	RO
<a href="#">I2C_FIFO_ST_REG</a>	FIFO status register	0x0014	RO
<a href="#">I2C_DATA_REG</a>	Rx FIFO read data	0x001C	HRO
<b>Interrupt registers</b>			
<a href="#">I2C_INT_RAW_REG</a>	Raw interrupt status	0x0020	R/SS/WTC
<a href="#">I2C_INT_CLR_REG</a>	Interrupt clear bits	0x0024	WT
<a href="#">I2C_INT_ENA_REG</a>	Interrupt enable bits	0x0028	R/W
<a href="#">I2C_INT_STATUS_REG</a>	Status of captured I2C communication events	0x002C	RO
<b>Command registers</b>			

Name	Description	Address	Access
I2C_COMD0_REG	I2C command register 0	0x0058	varies
I2C_COMD1_REG	I2C command register 1	0x005C	varies
I2C_COMD2_REG	I2C command register 2	0x0060	varies
I2C_COMD3_REG	I2C command register 3	0x0064	varies
I2C_COMD4_REG	I2C command register 4	0x0068	varies
I2C_COMD5_REG	I2C command register 5	0x006C	varies
I2C_COMD6_REG	I2C command register 6	0x0070	varies
I2C_COMD7_REG	I2C command register 7	0x0074	varies
<b>Version register</b>			
I2C_DATE_REG	Version register	0x00F8	R/W
<b>Address register</b>			
I2C_TXFIFO_START_ADDR_REG	I2C TXFIFO base address register	0x0100	HRO
I2C_RXFIFO_START_ADDR_REG	I2C RXFIFO base address register	0x0180	HRO

## 27.10 LP\_I2C Register Summary

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).


Name	Description	Address	Access
<b>Timing registers</b>			
LP_I2C_SCL_LOW_PERIOD_REG	Configures the low level width of the SCL Clock	0x0000	R/W
LP_I2C_SDA_HOLD_REG	Configures the hold time after a negative SCL edge	0x0030	R/W
LP_I2C_SDA_SAMPLE_REG	Configures the sample time after a positive SCL edge	0x0034	R/W
LP_I2C_SCL_HIGH_PERIOD_REG	Configures the high level width of SCL	0x0038	R/W
LP_I2C_SCL_START_HOLD_REG	Configures the delay between the SDA and SCL negative edge for a start condition	0x0040	R/W
LP_I2C_SCL_RSTART_SETUP_REG	Configures the delay between the positive edge of SCL and the negative edge of SDA	0x0044	R/W
LP_I2C_SCL_STOP_HOLD_REG	Configures the delay after the SCL clock edge for a stop condition	0x0048	R/W
LP_I2C_SCL_STOP_SETUP_REG	Configures the delay between the SDA and SCL positive edge for a stop condition	0x004C	R/W
LP_I2C_SCL_ST_TIME_OUT_REG	SCL status time out register	0x0078	R/W
LP_I2C_SCL_MAIN_ST_TIME_OUT_REG	SCL main status time out register	0x007C	R/W
<b>Configuration registers</b>			
LP_I2C_CTR_REG	Transmission setting	0x0004	varies
LP_I2C_TO_REG	Setting time out control for receiving data	0x000C	R/W
LP_I2C_FIFO_CONF_REG	FIFO configuration register	0x0018	R/W
LP_I2C_FILTER_CFG_REG	SCL and SDA filter configuration register	0x0050	R/W
LP_I2C_SCL_SP_CONF_REG	Power configuration register	0x0080	varies
<b>Status registers</b>			
LP_I2C_SR_REG	Describe I2C work status	0x0008	RO

Name	Description	Address	Access
<a href="#">LP_I2C_FIFO_ST_REG</a>	FIFO status register	0x0014	RO
<a href="#">LP_I2C_DATA_REG</a>	Rx FIFO read data	0x001C	RO
<b>Interrupt registers</b>			
<a href="#">LP_I2C_INT_RAW_REG</a>	Raw interrupt status	0x0020	R/SS/MTC
<a href="#">LP_I2C_INT_CLR_REG</a>	Interrupt clear bits	0x0024	WT
<a href="#">LP_I2C_INT_ENA_REG</a>	Interrupt enable bits	0x0028	R/W
<a href="#">LP_I2C_INT_STATUS_REG</a>	Status of captured I2C communication events	0x002C	RO
<b>Command registers</b>			
<a href="#">LP_I2C_COMD0_REG</a>	I2C command register 0	0x0058	varies
<a href="#">LP_I2C_COMD1_REG</a>	I2C command register 1	0x005C	varies
<a href="#">LP_I2C_COMD2_REG</a>	I2C command register 2	0x0060	varies
<a href="#">LP_I2C_COMD3_REG</a>	I2C command register 3	0x0064	varies
<a href="#">LP_I2C_COMD4_REG</a>	I2C command register 4	0x0068	varies
<a href="#">LP_I2C_COMD5_REG</a>	I2C command register 5	0x006C	varies
<a href="#">LP_I2C_COMD6_REG</a>	I2C command register 6	0x0070	varies
<a href="#">LP_I2C_COMD7_REG</a>	I2C command register 7	0x0074	varies
<b>Version register</b>			
<a href="#">LP_I2C_DATE_REG</a>	Version register	0x00F8	R/W
<b>Address register</b>			
<a href="#">LP_I2C_TXFIFO_START_ADDR_REG</a>	I2C TXFIFO base address register	0x0100	HRO
<a href="#">LP_I2C_RXFIFO_START_ADDR_REG</a>	I2C RXFIFO base address register	0x0180	HRO

## 27.11 I2C Registers

The addresses in this section are relative to **I2C Controller** base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 27.1. I2C\_SCL\_LOW\_PERIOD\_REG (0x0000)**




**I2C\_SCL\_LOW\_PERIOD** Configures the low level width of the SCL Clock in master mode.

Measurement unit: i2c\_sclk

(R/W)

**Register 27.2. I2C\_SDA\_HOLD\_REG (0x0030)**




**I2C\_SDA\_HOLD\_TIME** Configures the time to hold the data after the falling edge of SCL.

Measurement unit: i2c\_sclk

(R/W)

**Register 27.3. I2C\_SDA\_SAMPLE\_REG (0x0034)**



**I2C\_SDA\_SAMPLE\_TIME** Configures the time for sampling SDA.

Measurement unit: i2c\_sclk

(R/W)



## Register 27.4. I2C\_SCL\_HIGH\_PERIOD\_REG (0x0038)

<i>(reserved)</i>																<i>I2C_SCL_WAIT_HIGH_PERIOD</i>				<i>I2C_SCL_HIGH_PERIOD</i>				
31															16	15			9	8			0	
0																0				0				Reset

**I2C\_SCL\_HIGH\_PERIOD** Configures for how long SCL remains high in master mode.

Measurement unit: i2c\_sclk

(R/W)

**I2C\_SCL\_WAIT\_HIGH\_PERIOD** Configures the SCL\_FSM's waiting period for SCL high level in master mode.

Measurement unit: i2c\_sclk

(R/W)

## Register 27.5. I2C\_SCL\_START\_HOLD\_REG (0x0040)


<i>(reserved)</i>																<i>I2C_SCL_START_HOLD_TIME</i>				
31															9	8			0	
0																8				Reset

**I2C\_SCL\_START\_HOLD\_TIME** Configures the time between the falling edge of SDA and the falling edge of SCL for a START condition.

Measurement unit: i2c\_sclk

(R/W)

**Register 27.6. I2C\_SCL\_RSTART\_SETUP\_REG (0x0044)**




**I2C\_SCL\_RSTART\_SETUP\_TIME** Configures the time between the positive edge of SCL and the negative edge of SDA for a RESTART condition.

Measurement unit: i2c\_sclk

(R/W)

**Register 27.7. I2C\_SCL\_STOP\_HOLD\_REG (0x0048)**




**I2C\_SCL\_STOP\_HOLD\_TIME** Configures the delay after the STOP condition.

Measurement unit: i2c\_sclk

(R/W)

**Register 27.8. I2C\_SCL\_STOP\_SETUP\_REG (0x004C)**



**I2C\_SCL\_STOP\_SETUP\_TIME** Configures the time between the rising edge of SCL and the rising edge of SDA.

Measurement unit: i2c\_sclk

(R/W)

## Register 27.9. I2C\_SCL\_ST\_TIME\_OUT\_REG (0x0078)

<i>(reserved)</i>																<i>I2C_SCL_ST_TO_I2C</i>				
31															5	4	0			
0 0																0x10				Reset

**I2C\_SCL\_ST\_TO\_I2C** Configures the threshold value of SCL\_FSM state unchanged period. It should be no more than 23.

Measurement unit: i2c\_sclk

(R/W)

## Register 27.10. I2C\_SCL\_MAIN\_ST\_TIME\_OUT\_REG (0x007C)

<i>(reserved)</i>																<i>I2C_SCL_MAIN_ST_TO_I2C</i>				
31															5	4	0			
0 0																0x10				Reset

**I2C\_SCL\_MAIN\_ST\_TO\_I2C** Configures the threshold value of SCL\_MAIN\_FSM state unchanged period. It should be no more than 23.

Measurement unit: i2c\_sclk

(R/W)



**Register 27.11. I2C\_CTR\_REG (0x0004)**

Continued from the previous page...

**I2C\_CLK\_EN** Configures whether to gate clock signal for registers.

0: Support clock only when registers are read or written to by software

1: Force clock on for registers

(R/W)

**I2C\_ARBITRATION\_EN** Configures to enable I2C bus arbitration detection.

0: No effect

1: Enable

(R/W)

**I2C\_FSM\_RST** Configures to reset the SCL\_FSM.

0: No effect

1: Reset (WT)

**I2C\_CONF\_UPGATE** Configures this bit for synchronization.

0: No effect

1: Synchronize (WT)

**I2C\_SLV\_TX\_AUTO\_START\_EN** Configures to enable slave to send data automatically

0: Disable

1: Enable

(R/W)

**I2C\_ADDR\_10BIT\_RW\_CHECK\_EN** Configures to check if the r/w bit of 10bit addressing consists with I2C protocol.

0: Not check

1: Check (R/W)


**I2C\_ADDR\_BROADCASTING\_EN** Configures to support the 7 bit general call function.

0: Not support

1: Support

(R/W)


**Register 27.12. I2C\_TO\_REG (0x000C)**



**I2C\_TIME\_OUT\_VALUE** Configures the timeout threshold period for SCL stucking at high or low level.  
 The actual period is  $2^{(reg\_time\_out\_value)}$ .  
 Measurement unit: i2c\_sclk  
 (R/W)

**I2C\_TIME\_OUT\_EN** Configures to enable time out control.  
 0: No effect  
 1: Enable  
 (R/W)

**Register 27.13. I2C\_SLAVE\_ADDR\_REG (0x0010)**



**I2C\_SLAVE\_ADDR** Configure the slave address of I2C Slave.  
 (R/W)

**I2C\_ADDR\_10BIT\_EN** Configures to enable the slave 10-bit addressing mode in master mode.  
 0: No effect  
 1: Enable  
 (R/W)

**Register 27.14. I2C\_FIFO\_CONF\_REG (0x0018)**

(reserved)														I2C_FIFO_PRT_EN				I2C_TX_FIFO_RST				I2C_RX_FIFO_RST				I2C_FIFO_ADDR_CFG_EN				I2C_NONFIFO_EN				I2C_TXFIFO_WM_THRHD				I2C_RXFIFO_WM_THRHD			
31															15	14	13	12	11	10	9					5	4					0									
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														1	0	0	0	0	0	0x4				0xb				Reset													

**I2C\_RXFIFO\_WM\_THRHD** Configures the water mark threshold of RXFIFO in nonfifo access mode. When I2C\_FIFO\_PRT\_EN is 1 and RX FIFO counter is bigger than I2C\_RXFIFO\_WM\_THRHD[4:0], I2C\_RXFIFO\_WM\_INT\_RAW bit will be valid. (R/W)

**I2C\_TXFIFO\_WM\_THRHD** Configures the water mark threshold of TXFIFO in nonfifo access mode. When I2C\_FIFO\_PRT\_EN is 1 and TC FIFO counter is bigger than I2C\_TXFIFO\_WM\_THRHD[4:0], I2C\_TXFIFO\_WM\_INT\_RAW bit will be valid. (R/W)

**I2C\_NONFIFO\_EN** Configures to enable APB nonfifo access. (R/W)

**I2C\_FIFO\_ADDR\_CFG\_EN** Configures the slave to enable dual address mode. When this mode is enabled, the byte received after the I2C address byte represents the offset address in the I2C Slave RAM.

0: Disable

1: Enable

(R/W)

**I2C\_RX\_FIFO\_RST** Configures to reset RXFIFO.

0: No effect

1: Reset (R/W)

**I2C\_TX\_FIFO\_RST** Configures to reset TXFIFO.

0: No effect

1: Reset (R/W)


**I2C\_FIFO\_PRT\_EN** Configures to enable FIFO pointer in non-fifo access mode. This bit controls the valid bits and the TX/RX FIFO overflow, underflow, full and empty interrupts.

0: No effect

1: Enable

(R/W)

**Register 27.15. I2C\_FILTER\_CFG\_REG (0x0050)**



**I2C\_SCL\_FILTER\_THRES** Configures the threshold pulse width to be filtered on SCL. When a pulse on the SCL input has smaller width than this register value, the I2C controller will ignore that pulse.  
 Measurement unit: i2c\_sclk  
 (R/W)

**I2C\_SDA\_FILTER\_THRES** Configures the threshold pulse width to be filtered on SDA. When a pulse on the SDA input has smaller width than this register value, the I2C controller will ignore that pulse.  
 Measurement unit: i2c\_sclk  
 (R/W)

**I2C\_SCL\_FILTER\_EN** Configures to enable the filter function for SCL.  
 0: No effect  
 1: Enable  
 (R/W)

**I2C\_SDA\_FILTER\_EN** Configures to enable the filter function for SDA.  
 0: No effect  
 1: Enable  
 (R/W)





## Register 27.17. I2C\_SCL\_STRETCH\_CONF\_REG (0x0084)

(reserved)														I2C_SLAVE_BYTE_ACK_LVL				I2C_SLAVE_BYTE_ACK_CTL_EN				I2C_SLAVE_SCL_STRETCH_CLR				I2C_SLAVE_SCL_STRETCH_EN				I2C_STRETCH_PROTECT_NUM			
31															14	13	12	11	10	9					0								
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														0	0	0	0	0	0	0				Reset									

**I2C\_STRETCH\_PROTECT\_NUM** Configures the time period to release the SCL line from stretching to avoid timing violation. Usually it should be larger than the SDA setup time.

Measurement unit: i2c\_sclk

(R/W)

**I2C\_SLAVE\_SCL\_STRETCH\_EN** Configures to enable slave SCL stretch function. The SCL output line will be stretched low when I2C\_SLAVE\_SCL\_STRETCH\_EN is 1 and stretch event happens. The stretch cause can be seen in I2C\_STRETCH\_CAUSE.

0: Disable

1: Enable

(R/W)

**I2C\_SLAVE\_SCL\_STRETCH\_CLR** Configures to clear the I2C slave SCL stretch function.

0: No effect

1: Clear

(WT)

**I2C\_SLAVE\_BYTE\_ACK\_CTL\_EN** Configures to enable the function for slave to control ACK level.

0: Disable

1: Enable

(R/W)

**I2C\_SLAVE\_BYTE\_ACK\_LVL** Set the ACK level when slave controlling ACK level function enables.

0: Low level

1: High level

(R/W)

**Register 27.18. I2C\_SR\_REG (0x0008)**

(reserved)		I2C_SCL_STATE_LAST		(reserved)		I2C_SCL_MAIN_STATE_LAST		I2C_TXFIFO_CNT		(reserved)		I2C_STRETCH_CAUSE		I2C_RXFIFO_CNT		(reserved)		I2C_SLAVE_ADDRESSED		I2C_BUS_BUSY		I2C_ARB_LOST		(reserved)		I2C_SLAVE_RW		I2C_RESP_REC	
31	30	28	27	26	24	23	18	17	16	15	14	13	8	7	6	5	4	3	2	1	0	Reset							
0	0	0	0	0	0	0	0	0	0	0x3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**I2C\_RESP\_REC** Represents the received ACK value in master mode or slave mode.

- 0: ACK
- 1: NACK. (RO)

**I2C\_SLAVE\_RW** Represents the transfer direction in slave mode.

- 1: Master reads from slave
- 0: Master writes to slave. (RO)

**I2C\_ARB\_LOST** Represents whether the I2C controller loses control of SCL line.

- 0: No arbitration lost
  - 1: Arbitration lost
- (RO)

**I2C\_BUS\_BUSY** Represents the I2C bus state.

- 1: The I2C bus is busy transferring data
  - 0: The I2C bus is in idle state.
- (RO)

**I2C\_SLAVE\_ADDRESSED** Represents whether the address sent by the master is equal to the address of the slave.

Valid only when the module is configured as an I2C Slave.

- 0: Not equal
  - 1: Equal
- (RO)

**I2C\_RXFIFO\_CNT** Represents the number of data bytes received in RAM. (RO)

**I2C\_STRETCH\_CAUSE** Represents the cause of SCL clocking stretching in slave mode.

- 0: Stretching SCL low when the master starts to read data.
- 1: Stretching SCL low when I2C TX FIFO is empty in slave mode.
- 2: Stretching SCL low when I2C RX FIFO is full in slave mode. (RO)

**I2C\_TXFIFO\_CNT** Represents the number of data bytes to be sent. (RO)

**Continued on the next page...**

**Register 27.18. I2C\_SR\_REG (0x0008)**

Continued from the previous page...

**I2C\_SCL\_MAIN\_STATE\_LAST** Represents the states of the I2C module state machine.

- 0: Idle
- 1: Address shift
- 2: ACK address
- 3: Rx data
- 4: Tx data
- 5: Send ACK
- 6: Wait ACK (RO)

**I2C\_SCL\_STATE\_LAST** Represents the states of the state machine used to produce SCL.

- 0: Idle
- 1: Start
- 2: Negative edge
- 3: Low
- 4: Positive edge
- 5: High
- 6: Stop (RO)


**Register 27.19. I2C\_FIFO\_ST\_REG (0x0014)**

<i>(reserved)</i>		<i>I2C_SLAVE_RW_POINT</i>				<i>(reserved)</i>		<i>I2C_TXFIFO_WADDR</i>		<i>I2C_TXFIFO_RADDR</i>		<i>I2C_RXFIFO_WADDR</i>		<i>I2C_RXFIFO_RADDR</i>																		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0				0	0	0		0		0		0		0		0		0		0		0		0		0		0		0

Reset


**I2C\_RXFIFO\_RADDR** Represents the offset address of the APB reading from RXFIFO. (RO)**I2C\_RXFIFO\_WADDR** Represents the offset address of i2c module receiving data and writing to RXFIFO. (RO)**I2C\_TXFIFO\_RADDR** Represents the offset address of i2c module reading from TXFIFO. (RO)**I2C\_TXFIFO\_WADDR** Represents the offset address of APB bus writing to TXFIFO. (RO)**I2C\_SLAVE\_RW\_POINT** Represents the offset address in the I2C Slave RAM addressed by I2C Master when in I2C slave mode. (RO)

**Register 27.20. I2C\_DATA\_REG (0x001C)**



**I2C\_FIFO\_RDATA** Represents the value of RXFIFO read data. (RO)

**Register 27.21. I2C\_INT\_RAW\_REG (0x0020)**



**I2C\_RXFIFO\_WM\_INT\_RAW** The raw interrupt status of I2C\_RXFIFO\_WM\_INT interrupt. (R/SS/WTC)

**I2C\_TXFIFO\_WM\_INT\_RAW** The raw interrupt status of I2C\_TXFIFO\_WM\_INT interrupt. (R/SS/WTC)

**I2C\_RXFIFO\_OVF\_INT\_RAW** The raw interrupt status of I2C\_RXFIFO\_OVF\_INT interrupt. (R/SS/WTC)

**I2C\_END\_DETECT\_INT\_RAW** The raw interrupt status of the I2C\_END\_DETECT\_INT interrupt. (R/SS/WTC)

**I2C\_BYTE\_TRANS\_DONE\_INT\_RAW** The raw interrupt status of the I2C\_BYTE\_TRANS\_DONE\_INT interrupt. (R/SS/WTC)

**I2C\_ARBITRATION\_LOST\_INT\_RAW** The raw interrupt status of the I2C\_ARBITRATION\_LOST\_INT interrupt. (R/SS/WTC)

**I2C\_MST\_TXFIFO\_UDF\_INT\_RAW** The raw interrupt status of I2C\_TRANS\_COMPLETE\_INT interrupt. (R/SS/WTC)

**I2C\_TRANS\_COMPLETE\_INT\_RAW** The raw interrupt status of the I2C\_TRANS\_COMPLETE\_INT interrupt. (R/SS/WTC)

Continued on the next page...

**Register 27.21. I2C\_INT\_RAW\_REG (0x0020)**

Continued from the previous page...

**I2C\_TIME\_OUT\_INT\_RAW** The raw interrupt status of the I2C\_TIME\_OUT\_INT interrupt.  
(R/SS/WTC)

**I2C\_TRANS\_START\_INT\_RAW** The raw interrupt status of the I2C\_TRANS\_START\_INT interrupt.  
(R/SS/WTC)

**I2C\_NACK\_INT\_RAW** The raw interrupt status of I2C\_SLAVE\_STRETCH\_INT interrupt. (R/SS/WTC)

**I2C\_TXFIFO\_OVF\_INT\_RAW** The raw interrupt status of I2C\_TXFIFO\_OVF\_INT interrupt.  
(R/SS/WTC)

**I2C\_RXFIFO\_UDF\_INT\_RAW** The raw interrupt status of I2C\_RXFIFO\_UDF\_INT interrupt.  
(R/SS/WTC)

**I2C\_SCL\_ST\_TO\_INT\_RAW** The raw interrupt status of I2C\_SCL\_ST\_TO\_INT interrupt. (R/SS/WTC)

**I2C\_SCL\_MAIN\_ST\_TO\_INT\_RAW** The raw interrupt status of I2C\_SCL\_MAIN\_ST\_TO\_INT interrupt.  
(R/SS/WTC)

**I2C\_DET\_START\_INT\_RAW** The raw interrupt status of I2C\_DET\_START\_INT interrupt. (R/SS/WTC)

**I2C\_SLAVE\_STRETCH\_INT\_RAW** The raw interrupt status of I2C\_SLAVE\_STRETCH\_INT interrupt.  
(R/SS/WTC)

**I2C\_GENERAL\_CALL\_INT\_RAW** The raw interrupt status of I2C\_GENARAL\_CALL\_INT interrupt.  
(R/SS/WTC)

**I2C\_SLAVE\_ADDR\_UNMATCH\_INT\_RAW** The raw interrupt status of I2C\_SLAVE\_ADDR\_UNMATCH\_INT\_RAW interrupt. (R/SS/WTC)







**Register 27.24. I2C\_INT\_STATUS\_REG (0x002C)**

(reserved)																			I2C_SLAVE_ADDR_UNMATCH_INT_ST	I2C_GENERAL_CALL_INT_ST	I2C_SLAVE_STRETCH_INT_ST	I2C_DET_START_INT_ST	I2C_SCL_MAIN_ST_TO_INT_ST	I2C_RXFIFO_UDF_INT_ST	I2C_TXFIFO_UDF_INT_ST	I2C_NACK_OVF_INT_ST	I2C_TRANS_INT_ST	I2C_TIME_OUT_INT_ST	I2C_TRANS_START_INT_ST	I2C_MST_TXFIFO_UDF_INT_ST	I2C_ARBITRATION_LOST_INT_ST	I2C_BYTE_TRANS_DONE_INT_ST	I2C_END_DETECT_INT_ST	I2C_RXFIFO_OVF_INT_ST	I2C_TXFIFO_WM_INT_ST	I2C_RXFIFO_WM_INT_ST				
31																				19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reset
0 0																																								

**I2C\_RXFIFO\_WM\_INT\_ST** The masked interrupt status status of I2C\_RXFIFO\_WM\_INT interrupt. (RO)

**I2C\_TXFIFO\_WM\_INT\_ST** The masked interrupt status status of I2C\_TXFIFO\_WM\_INT interrupt. (RO)

**I2C\_RXFIFO\_OVF\_INT\_ST** The masked interrupt status status of I2C\_RXFIFO\_OVF\_INT interrupt. (RO)

**I2C\_END\_DETECT\_INT\_ST** The masked interrupt status status of the I2C\_END\_DETECT\_INT interrupt. (RO)

**I2C\_BYTE\_TRANS\_DONE\_INT\_ST** The masked interrupt status status of the I2C\_END\_DETECT\_INT interrupt. (RO)

**I2C\_ARBITRATION\_LOST\_INT\_ST** The masked interrupt status status of the I2C\_ARBITRATION\_LOST\_INT interrupt. (RO)

**I2C\_MST\_TXFIFO\_UDF\_INT\_ST** The masked interrupt status status of I2C\_TRANS\_COMPLETE\_INT interrupt. (RO)

**I2C\_TRANS\_COMPLETE\_INT\_ST** The masked interrupt status status of the I2C\_TRANS\_COMPLETE\_INT interrupt. (RO)

**I2C\_TIME\_OUT\_INT\_ST** The masked interrupt status status of the I2C\_TIME\_OUT\_INT interrupt. (RO)

**I2C\_TRANS\_START\_INT\_ST** The masked interrupt status status of the I2C\_TRANS\_START\_INT interrupt. (RO)

**I2C\_NACK\_INT\_ST** The masked interrupt status status of I2C\_SLAVE\_STRETCH\_INT interrupt. (RO)

**I2C\_TXFIFO\_OVF\_INT\_ST** The masked interrupt status status of I2C\_TXFIFO\_OVF\_INT interrupt. (RO)

Continued on the next page...

**Register 27.24. I2C\_INT\_STATUS\_REG (0x002C)**

Continued from the previous page...

**I2C\_RXFIFO\_UDF\_INT\_ST** The masked interrupt status status of I2C\_RXFIFO\_UDF\_INT interrupt.  
(RO)

**I2C\_SCL\_ST\_TO\_INT\_ST** The masked interrupt status status of I2C\_SCL\_ST\_TO\_INT interrupt.  
(RO)


**I2C\_SCL\_MAIN\_ST\_TO\_INT\_ST** The masked interrupt status status of I2C\_SCL\_MAIN\_ST\_TO\_INT interrupt. (RO)

**I2C\_DET\_START\_INT\_ST** The masked interrupt status status of I2C\_DET\_START\_INT interrupt. (RO)

**I2C\_SLAVE\_STRETCH\_INT\_ST** The masked interrupt status status of I2C\_SLAVE\_STRETCH\_INT interrupt. (RO)

**I2C\_GENERAL\_CALL\_INT\_ST** The masked interrupt status status of I2C\_GENARAL\_CALL\_INT interrupt. (RO)

**I2C\_SLAVE\_ADDR\_UNMATCH\_INT\_ST** The masked interrupt status status of I2C\_SLAVE\_ADDR\_UNMATCH\_INT interrupt. (RO)

**Register 27.25. I2C\_COMD0\_REG (0x0058)**

**I2C\_COMMAND0** Configures command 0.

It consists of three parts:

op\_code is the command

0: RSTART

1: WRITE

2: READ

3: STOP

4: END.

Byte\_num represents the number of bytes that need to be sent or received.

ack\_check\_en, ack\_exp and ack are used to control the ACK bit. See I2C cmd structure 27-6 for more information.


(R/W)

**I2C\_COMMAND0\_DONE** Represents whether command 0 is done in I2C Master mode.

0: Not done

1: Done

(R/W/SS)

**Register 27.26. I2C\_COMD1\_REG (0x005C)**

**I2C\_COMMAND1** Configures command 1.

See details in I2C\_CMD0\_REG[13:0]. (R/W)


**I2C\_COMMAND1\_DONE** Represents whether command 1 is done in I2C Master mode.

0: Not done

1: Done

(R/W/SS)

**Register 27.27. I2C\_COMD2\_REG (0x0060)**



**I2C\_COMMAND2** Configures command 2. See details in I2C\_CMD0\_REG[13:0]. (R/W)


**I2C\_COMMAND2\_DONE** Represents whether command 2 is done in I2C Master mode.

0: Not done

1: Done

(R/W/SS)

**Register 27.28. I2C\_COMD3\_REG (0x0064)**



**I2C\_COMMAND3** Configures command 3. See details in I2C\_CMD0\_REG[13:0]. (R/W)


**I2C\_COMMAND3\_DONE** Represents whether command 3 is done in I2C Master mode.

0: Not done

1: Done

(R/W/SS)

**Register 27.29. I2C\_COMD4\_REG (0x0068)**



**I2C\_COMMAND4** Configures command 4. See details in I2C\_CMD0\_REG[13:0]. (R/W)


**I2C\_COMMAND4\_DONE** Represents whether command 4 is done in I2C Master mode.

0: Not done

1: Done

(R/W/SS)

**Register 27.30. I2C\_COMD5\_REG (0x006C)**



**I2C\_COMMAND5** Configures command 5. See details in I2C\_CMD0\_REG[13:0]. (R/W)


**I2C\_COMMAND5\_DONE** Represents whether command 5 is done in I2C Master mode.

0: Not done

1: Done

(R/W/SS)

## Register 27.31. I2C\_COMD6\_REG (0x0070)



**I2C\_COMMAND6** Configures command 6. See details in I2C\_CMD0\_REG[13:0]. (R/W)


**I2C\_COMMAND6\_DONE** Represents whether command 6 is done in I2C Master mode.

0: Not done

1: Done

(R/W/SS)

## Register 27.32. I2C\_COMD7\_REG (0x0074)



**I2C\_COMMAND7** Configures command 7. See details in I2C\_CMD0\_REG[13:0]. (R/W)


**I2C\_COMMAND7\_DONE** Represents whether command 7 is done in I2C Master mode.

0: Not done

1: Done


(R/W/SS)

## Register 27.33. I2C\_DATE\_REG (0x00F8)




**I2C\_DATE** Version control register. (R/W)

**Register 27.34. I2C\_TXFIFO\_START\_ADDR\_REG (0x0100)**



**I2C\_TXFIFO\_START\_ADDR** Represents the I2C txfifo first address. (HRO)


**Register 27.35. I2C\_RXFIFO\_START\_ADDR\_REG (0x0180)**



**I2C\_RXFIFO\_START\_ADDR** Represents the I2C rxfifo first address. (HRO)


**27.11.1 LP\_I2C**

**Register 27.36. LP\_I2C\_SCL\_LOW\_PERIOD\_REG (0x0000)**




**LP\_I2C\_SCL\_LOW\_PERIOD** Configures the low level width of the SCL Clock in master mode.  
 Measurement unit: i2c\_sclk  
 (R/W)

**Register 27.37. LP\_I2C\_SDA\_HOLD\_REG (0x0030)**



**LP\_I2C\_SDA\_HOLD\_TIME** Configures the time to hold the data after the falling edge of SCL.  
 Measurement unit: i2c\_sclk  
 (R/W)


**Register 27.38. LP\_I2C\_SDA\_SAMPLE\_REG (0x0034)**



**LP\_I2C\_SDA\_SAMPLE\_TIME** Configures the time for sampling SDA.  
 Measurement unit: i2c\_sclk  
 (R/W)



## Register 27.39. LP\_I2C\_SCL\_HIGH\_PERIOD\_REG (0x0038)



**LP\_I2C\_SCL\_HIGH\_PERIOD** Configures for how long SCL remains high in master mode.

Measurement unit: i2c\_sclk


(R/W)

**LP\_I2C\_SCL\_WAIT\_HIGH\_PERIOD** Configures the SCL\_FSM's waiting period for SCL high level in master mode.

Measurement unit: i2c\_sclk

(R/W)

## Register 27.40. LP\_I2C\_SCL\_START\_HOLD\_REG (0x0040)




**LP\_I2C\_SCL\_START\_HOLD\_TIME** Configures the time between the falling edge of SDA and the falling edge of SCL for a START condition.

Measurement unit: i2c\_sclk

(R/W)




**Register 27.43. LP\_I2C\_SCL\_STOP\_SETUP\_REG (0x004C)**




**LP\_I2C\_SCL\_STOP\_SETUP\_TIME** Configures the time between the rising edge of SCL and the rising edge of SDA.  
 Measurement unit: i2c\_sclk  
 (R/W)

**Register 27.44. LP\_I2C\_SCL\_ST\_TIME\_OUT\_REG (0x0078)**



**LP\_I2C\_SCL\_ST\_TO\_I2C** Configures the threshold value of SCL\_FSM state unchanged period. It should be no more than 23.  
 Measurement unit: i2c\_sclk  
 (R/W)

**Register 27.45. LP\_I2C\_SCL\_MAIN\_ST\_TIME\_OUT\_REG (0x007C)**



**LP\_I2C\_SCL\_MAIN\_ST\_TO\_I2C** Configures the threshold value of SCL\_MAIN\_FSM state unchanged period. It should be no more than 23.  
 Measurement unit: i2c\_sclk  
 (R/W)

**Register 27.46. LP\_I2C\_CTR\_REG (0x0004)**

(reserved)												LP_I2C_CONF_UPGATE	LP_I2C_FSM_RST	LP_I2C_ARBITRATION_EN	LP_I2C_CLK_EN	LP_I2C_RX_LSB_FIRST	LP_I2C_TX_LSB_FIRST	LP_I2C_TRANS_START	LP_I2C_RX_FULL_ACK_LEVEL	LP_I2C_SAMPLE_SCL_LEVEL			
31											12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	Reset

**LP\_I2C\_SAMPLE\_SCL\_LEVEL** Configures the sample mode for SDA.

- 1: Sample SDA data on the SCL low level.
  - 0: Sample SDA data on the SCL high level.
- (R/W)

**LP\_I2C\_RX\_FULL\_ACK\_LEVEL** Configures the ACK value that needs to be sent by master when the rx\_fifo\_cnt has reached the threshold. (R/W)

**LP\_I2C\_TRANS\_START** Configures to start sending the data in txfifo for slave.

- 0: No effect
  - 1: Start
- (WT)

**LP\_I2C\_TX\_LSB\_FIRST** Configures to control the sending order for data to be sent.

- 1: send data from the least significant bit
  - 0: send data from the most significant bit
- (R/W)

**LP\_I2C\_RX\_LSB\_FIRST** Configures to control the storage order for received data.

- 1: receive data from the least significant bit
  - 0: receive data from the most significant bit
- (R/W)

**LP\_I2C\_CLK\_EN** Configures whether to gate clock signal for registers.

- 0: Support clock only when registers are read or written to by software
  - 1: Force clock on for registers.
- (R/W)

**LP\_I2C\_ARBITRATION\_EN** Configures to enable I2C bus arbitration detection.

- 0: No effect
  - 1: Enable
- (R/W)

**LP\_I2C\_FSM\_RST** Configures to reset the SCL\_FSM.

- 0: No effect
  - 1: Reset
- (WT)

**LP\_I2C\_CONF\_UPGATE** Configures this bit for synchronization.

- 0: No effect
  - 1: Synchronize
- (WT)



## Register 27.48. LP\_I2C\_FIFO\_CONF\_REG (0x0018)

(reserved)														LP_I2C_FIFO_PRT_EN	LP_I2C_TX_FIFO_RST	LP_I2C_RX_FIFO_RST	(reserved)	LP_I2C_NONFIFO_EN	(reserved)	LP_I2C_TXFIFO_WM_THRHD		(reserved)	LP_I2C_RXFIFO_WM_THRHD				
31														15	14	13	12	11	10	9	8			5	4	3	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0x2	0	0	0	0	0x6

Reset

**LP\_I2C\_RXFIFO\_WM\_THRHD** Configures the water mark threshold of RXFIFO in nonfifo access mode. When LP\_I2C\_FIFO\_PRT\_EN is 1 and rx FIFO counter is bigger than LP\_I2C\_RXFIFO\_WM\_THRHD[4:0], LP\_I2C\_RXFIFO\_WM\_INT\_RAW bit will be valid. (R/W)

**LP\_I2C\_TXFIFO\_WM\_THRHD** Configures the water mark threshold of TXFIFO in nonfifo access mode. When LP\_I2C\_FIFO\_PRT\_EN is 1 and rx FIFO counter is bigger than LP\_I2C\_TXFIFO\_WM\_THRHD[4:0], LP\_I2C\_TXFIFO\_WM\_INT\_RAW bit will be valid. (R/W)

**LP\_I2C\_NONFIFO\_EN** Configures to enable APB nonfifo access. (R/W)

**LP\_I2C\_RX\_FIFO\_RST** Configures to reset RXFIFO.

0: No effect

1: Reset

(R/W)

**LP\_I2C\_TX\_FIFO\_RST** Configures to reset TXFIFO. 0: No effect

1: Reset

(R/W)


**LP\_I2C\_FIFO\_PRT\_EN** Configures to enable FIFO pointer in non-fifo access mode. This bit controls the valid bits and the TX/RX FIFO overflow, underflow, full and empty interrupts.

0: No effect

1: Enable

(R/W)

**Register 27.49. LP\_I2C\_FILTER\_CFG\_REG (0x0050)**



**LP\_I2C\_SCL\_FILTER\_THRES** Configures the threshold pulse width to be filtered on SCL. When a pulse on the SCL input has smaller width than this value, the I2C controller will ignore that pulse. Measurement unit: i2c\_sclk (R/W)

**LP\_I2C\_SDA\_FILTER\_THRES** Configures the threshold pulse width to be filtered on SDA. When a pulse on the SDA input has smaller width than this value, the I2C controller will ignore that pulse. Measurement unit: i2c\_sclk (R/W)

**LP\_I2C\_SCL\_FILTER\_EN** Configures to enable the filter function for SCL.  
0: No effect  
1: Enable (R/W)

**LP\_I2C\_SDA\_FILTER\_EN** Configures to enable the filter function for SDA.  
0: No effect  
1: Enable (R/W)

Register 27.50. LP\_I2C\_SCL\_SP\_CONF\_REG (0x0080)

(reserved)	LP_I2C_SDA_PD_EN	LP_I2C_SCL_PD_EN	LP_I2C_SCL_RST_SLV_NUM	LP_I2C_SCL_RST_SLV_EN					
31	8	7	6	5	1	0			
0 0						0	0	0	Reset

**LP\_I2C\_SCL\_RST\_SLV\_EN** Configures to send out SCL pulses when I2C master is IDLE. The number of pulses equals to LP\_I2C\_SCL\_RST\_SLV\_NUM[4:0]. (R/W/SC)

**LP\_I2C\_SCL\_RST\_SLV\_NUM** Configure the pulses of SCL generated in I2C master mode.

Valid when LP\_I2C\_SCL\_RST\_SLV\_EN is 1.

Measurement unit: i2c\_sclk

(R/W)

**LP\_I2C\_SCL\_PD\_EN** Configures to power down the I2C output SCL line.

0: Not power down

1: Not work and power down

Valid only when LP\_I2C\_SCL\_FORCE\_OUT is 1

(R/W)

**LP\_I2C\_SDA\_PD\_EN** Configures to power down the I2C output SDA line.

0: Not power down.

1: Not work and power down.

Valid only when LP\_I2C\_SDA\_FORCE\_OUT is 1. (R/W)



## Register 27.51. LP\_I2C\_SR\_REG (0x0008)

(reserved)	LP_I2C_SCL_STATE_LAST	(reserved)	LP_I2C_SCL_MAIN_STATE_LAST	(reserved)	LP_I2C_TXFIFO_CNT	(reserved)	LP_I2C_RXFIFO_CNT	(reserved)	LP_I2C_BUS_BUSY	LP_I2C_ARB_LOST	(reserved)	LP_I2C_RESP_REC								
31	30	28	27	26	24	23	22	18	17	13	12	8	7	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

**LP\_I2C\_RESP\_REC** Represents the received ACK value in master mode or slave mode.

- 0: ACK
  - 1: NACK
- (RO)

**LP\_I2C\_ARB\_LOST** Represents whether the I2C controller loses control of SCL line.

- 0: No arbitration lost
  - 1: Arbitration lost
- (RO)

**LP\_I2C\_BUS\_BUSY** Represents the I2C bus state.

- 1: The I2C bus is busy transferring data
  - 0: The I2C bus is in idle state
- (RO)

**LP\_I2C\_RXFIFO\_CNT** Represents the number of data bytes received in RAM. (RO)

**LP\_I2C\_TXFIFO\_CNT** Represents the number of data bytes to be sent. (RO)


**LP\_I2C\_SCL\_MAIN\_STATE\_LAST** Represents the states of the I2C module state machine.

- 0: Idle
  - 1: Address shift
  - 2: ACK address
  - 3: Rx data
  - 4: Tx data
  - 5: Send ACK
  - 6: Wait ACK
- (RO)

**LP\_I2C\_SCL\_STATE\_LAST** Represents the states of the state machine used to produce SCL.

- 0: Idle
  - 1: Start
  - 2: Negative edge
  - 3: Low
  - 4: Positive edge
  - 5: High
  - 6: Stop
- (RO)

**Register 27.52. LP\_I2C\_FIFO\_ST\_REG (0x0014)**




**LP\_I2C\_RXFIFO\_RADDR** Represents the offset address of the APB reading from RXFIFO (RO)

**LP\_I2C\_RXFIFO\_WADDR** Represents the offset address of i2c module receiving data and writing to RXFIFO. (RO)

**LP\_I2C\_TXFIFO\_RADDR** Represents the offset address of i2c module reading from TXFIFO. (RO)

**LP\_I2C\_TXFIFO\_WADDR** Represents the offset address of APB bus writing to TXFIFO. (RO)

**Register 27.53. LP\_I2C\_DATA\_REG (0x001C)**



**LP\_I2C\_FIFO\_RDATA** Represents the value of RXFIFO read data. (RO)

Register 27.54. LP\_I2C\_INT\_RAW\_REG (0x0020)

(reserved)																LP_I2C_DET_START_INT_RAW LP_I2C_SCL_MAIN_ST_TO_INT_RAW LP_I2C_SCL_ST_TO_INT_RAW LP_I2C_RXFIFO_UDF_INT_RAW LP_I2C_TXFIFO_UDF_INT_RAW LP_I2C_NACK_INT_RAW LP_I2C_TRANS_INT_RAW LP_I2C_TIME_OUT_INT_RAW LP_I2C_MST_TXFIFO_UDF_INT_RAW LP_I2C_TRANS_COMPLETE_INT_RAW LP_I2C_ARBTRATION_LOST_INT_RAW LP_I2C_BYTE_TRANS_DONE_INT_RAW LP_I2C_END_DETECT_INT_RAW LP_I2C_RXFIFO_OVF_INT_RAW LP_I2C_TXFIFO_WM_INT_RAW																
31																16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0																0																Reset

**LP\_I2C\_RXFIFO\_WM\_INT\_RAW** The raw interrupt status of LP\_I2C\_RXFIFO\_WM\_INT interrupt. (R/SS/WTC)

**LP\_I2C\_TXFIFO\_WM\_INT\_RAW** The raw interrupt status of LP\_I2C\_TXFIFO\_WM\_INT interrupt. (R/SS/WTC)

**LP\_I2C\_RXFIFO\_OVF\_INT\_RAW** The raw interrupt status of LP\_I2C\_RXFIFO\_OVF\_INT interrupt. (R/SS/WTC)

**LP\_I2C\_END\_DETECT\_INT\_RAW** The raw interrupt status of the LP\_I2C\_END\_DETECT\_INT interrupt. (R/SS/WTC)

**LP\_I2C\_BYTE\_TRANS\_DONE\_INT\_RAW** The raw interrupt status of the LP\_I2C\_END\_DETECT\_INT interrupt. (R/SS/WTC)

**LP\_I2C\_ARBTRATION\_LOST\_INT\_RAW** The raw interrupt status of the LP\_I2C\_ARBTRATION\_LOST\_INT interrupt. (R/SS/WTC)

**LP\_I2C\_MST\_TXFIFO\_UDF\_INT\_RAW** The raw interrupt status of LP\_I2C\_TRANS\_COMPLETE\_INT interrupt. (R/SS/WTC)

**LP\_I2C\_TRANS\_COMPLETE\_INT\_RAW** The raw interrupt status of the LP\_I2C\_TRANS\_COMPLETE\_INT interrupt. (R/SS/WTC)

**LP\_I2C\_TIME\_OUT\_INT\_RAW** The raw interrupt status of the LP\_I2C\_TIME\_OUT\_INT interrupt. (R/SS/WTC)

Continued on the next page...

**Register 27.54. LP\_I2C\_INT\_RAW\_REG (0x0020)**

Continued from the previous page...

**LP\_I2C\_TRANS\_START\_INT\_RAW** The raw interrupt status of the LP\_I2C\_TRANS\_START\_INT interrupt. (R/SS/WTC)

**LP\_I2C\_NACK\_INT\_RAW** The raw interrupt status of LP\_I2C\_SLAVE\_STRETCH\_INT interrupt. (R/SS/WTC)

**LP\_I2C\_TXFIFO\_OVF\_INT\_RAW** The raw interrupt status of LP\_I2C\_TXFIFO\_OVF\_INT interrupt. (R/SS/WTC)

**LP\_I2C\_RXFIFO\_UDF\_INT\_RAW** The raw interrupt status of LP\_I2C\_RXFIFO\_UDF\_INT interrupt. (R/SS/WTC)

**LP\_I2C\_SCL\_ST\_TO\_INT\_RAW** The raw interrupt status of LP\_I2C\_SCL\_ST\_TO\_INT interrupt. (R/SS/WTC)

**LP\_I2C\_SCL\_MAIN\_ST\_TO\_INT\_RAW** The raw interrupt status of LP\_I2C\_SCL\_MAIN\_ST\_TO\_INT interrupt. (R/SS/WTC)

**LP\_I2C\_DET\_START\_INT\_RAW** The raw interrupt status of LP\_I2C\_DET\_START\_INT interrupt. (R/SS/WTC)



**Register 27.56. LP\_I2C\_INT\_ENA\_REG (0x0028)**

(reserved)																LP_I2C_DET_START_INT_ENA LP_I2C_SCL_MAIN_ST_TO_INT_ENA LP_I2C_SCL_ST_TO_INT_ENA LP_I2C_RXFIFO_UDF_INT_ENA LP_I2C_TXFIFO_UDF_INT_ENA LP_I2C_NACK_INT_ENA LP_I2C_TRANS_INT_ENA LP_I2C_TIME_OUT_INT_ENA LP_I2C_TRANS_COMPLETE_INT_ENA LP_I2C_MST_TXFIFO_UDF_INT_ENA LP_I2C_ARBITRATION_LOST_INT_ENA LP_I2C_BYTE_TRANS_DONE_INT_ENA LP_I2C_END_DETECT_INT_ENA LP_I2C_RXFIFO_OVF_INT_ENA LP_I2C_TXFIFO_WM_INT_ENA LP_I2C_RXFIFO_WM_INT_ENA																	
31																16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reset
0 0																																	

- LP\_I2C\_RXFIFO\_WM\_INT\_ENA** Write 1 to enable LP\_I2C\_RXFIFO\_WM\_INT interrupt. (R/W)
- LP\_I2C\_TXFIFO\_WM\_INT\_ENA** Write 1 to enable LP\_I2C\_TXFIFO\_WM\_INT interrupt. (R/W)
- LP\_I2C\_RXFIFO\_OVF\_INT\_ENA** Write 1 to enable LP\_I2C\_RXFIFO\_OVF\_INT interrupt. (R/W)
- LP\_I2C\_END\_DETECT\_INT\_ENA** Write 1 to enable the LP\_I2C\_END\_DETECT\_INT interrupt. (R/W)
  
- LP\_I2C\_BYTE\_TRANS\_DONE\_INT\_ENA** Write 1 to enable the LP\_I2C\_END\_DETECT\_INT interrupt. (R/W)
- LP\_I2C\_ARBITRATION\_LOST\_INT\_ENA** Write 1 to enable the LP\_I2C\_ARBITRATION\_LOST\_INT interrupt. (R/W)
- LP\_I2C\_MST\_TXFIFO\_UDF\_INT\_ENA** Write 1 to enable LP\_I2C\_TRANS\_COMPLETE\_INT interrupt. (R/W)
- LP\_I2C\_TRANS\_COMPLETE\_INT\_ENA** Write 1 to enable the LP\_I2C\_TRANS\_COMPLETE\_INT interrupt. (R/W)
- LP\_I2C\_TIME\_OUT\_INT\_ENA** Write 1 to enable the LP\_I2C\_TIME\_OUT\_INT interrupt. (R/W)
- LP\_I2C\_TRANS\_START\_INT\_ENA** Write 1 to enable the LP\_I2C\_TRANS\_START\_INT interrupt. (R/W)
- LP\_I2C\_NACK\_INT\_ENA** Write 1 to enable LP\_I2C\_SLAVE\_STRETCH\_INT interrupt. (R/W)
- LP\_I2C\_TXFIFO\_OVF\_INT\_ENA** Write 1 to enable LP\_I2C\_TXFIFO\_OVF\_INT interrupt. (R/W)
- LP\_I2C\_RXFIFO\_UDF\_INT\_ENA** Write 1 to enable LP\_I2C\_RXFIFO\_UDF\_INT interrupt. (R/W)
- LP\_I2C\_SCL\_ST\_TO\_INT\_ENA** Write 1 to enable LP\_I2C\_SCL\_ST\_TO\_INT interrupt. (R/W)
- LP\_I2C\_SCL\_MAIN\_ST\_TO\_INT\_ENA** Write 1 to enable LP\_I2C\_SCL\_MAIN\_ST\_TO\_INT interrupt. (R/W)
- LP\_I2C\_DET\_START\_INT\_ENA** Write 1 to enable LP\_I2C\_DET\_START\_INT interrupt. (R/W)

**Register 27.57. LP\_I2C\_INT\_STATUS\_REG (0x002C)**

(reserved)																LP_I2C_DET_START_INT_ST LP_I2C_SCL_MAIN_ST_TO_INT_ST LP_I2C_SCL_ST_TO_INT_ST LP_I2C_RXFIFO_UDF_INT_ST LP_I2C_TXFIFO_UDF_INT_ST LP_I2C_NACK_OVF_INT_ST LP_I2C_TRANS_INT_ST LP_I2C_TIME_OUT_INT_ST LP_I2C_TRANS_START_INT_ST LP_I2C_MST_TXFIFO_COMPLETE_INT_ST LP_I2C_ARBITRATION_LOST_INT_ST LP_I2C_BYTE_TRANS_DONE_INT_ST LP_I2C_END_DETECT_INT_ST LP_I2C_RXFIFO_OVF_INT_ST LP_I2C_RXFIFO_WM_INT_ST LP_I2C_TXFIFO_WM_INT_ST																
31																16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset

**LP\_I2C\_RXFIFO\_WM\_INT\_ST** The masked interrupt status status of LP\_I2C\_RXFIFO\_WM\_INT interrupt. (RO)

**LP\_I2C\_TXFIFO\_WM\_INT\_ST** The masked interrupt status status of LP\_I2C\_TXFIFO\_WM\_INT interrupt. (RO)

**LP\_I2C\_RXFIFO\_OVF\_INT\_ST** The masked interrupt status status of LP\_I2C\_RXFIFO\_OVF\_INT interrupt. (RO)

**LP\_I2C\_END\_DETECT\_INT\_ST** The masked interrupt status status of the LP\_I2C\_END\_DETECT\_INT interrupt. (RO)

**LP\_I2C\_BYTE\_TRANS\_DONE\_INT\_ST** The masked interrupt status status of the LP\_I2C\_END\_DETECT\_INT interrupt. (RO)

**LP\_I2C\_ARBITRATION\_LOST\_INT\_ST** The masked interrupt status status of the LP\_I2C\_ARBITRATION\_LOST\_INT interrupt. (RO)

**LP\_I2C\_MST\_TXFIFO\_UDF\_INT\_ST** The masked interrupt status status of LP\_I2C\_TRANS\_COMPLETE\_INT interrupt. (RO)

**LP\_I2C\_TRANS\_COMPLETE\_INT\_ST** The masked interrupt status status of the LP\_I2C\_TRANS\_COMPLETE\_INT interrupt. (RO)

**LP\_I2C\_TIME\_OUT\_INT\_ST** The masked interrupt status status of the LP\_I2C\_TIME\_OUT\_INT interrupt. (RO)

**LP\_I2C\_TRANS\_START\_INT\_ST** The masked interrupt status status of the LP\_I2C\_TRANS\_START\_INT interrupt. (RO)

Continued on the next page...

**Register 27.57. LP\_I2C\_INT\_STATUS\_REG (0x002C)**

Continued from the previous page...

**LP\_I2C\_NACK\_INT\_ST** The masked interrupt status status of LP\_I2C\_SLAVE\_STRETCH\_INT interrupt. (RO)

**LP\_I2C\_TXFIFO\_OVF\_INT\_ST** The masked interrupt status status of LP\_I2C\_TXFIFO\_OVF\_INT interrupt. (RO)

**LP\_I2C\_RXFIFO\_UDF\_INT\_ST** The masked interrupt status status of LP\_I2C\_RXFIFO\_UDF\_INT interrupt. (RO)

**LP\_I2C\_SCL\_ST\_TO\_INT\_ST** The masked interrupt status status of LP\_I2C\_SCL\_ST\_TO\_INT interrupt. (RO)

**LP\_I2C\_SCL\_MAIN\_ST\_TO\_INT\_ST** The masked interrupt status status of LP\_I2C\_SCL\_MAIN\_ST\_TO\_INT interrupt. (RO)

**LP\_I2C\_DET\_START\_INT\_ST** The masked interrupt status status of LP\_I2C\_DET\_START\_INT interrupt. (RO)



**Register 27.58. LP\_I2C\_COMD0\_REG (0x0058)**

<i>LP_I2C_COMMAND0_DONE</i>														<i>(reserved)</i>														<i>LP_I2C_COMMAND0</i>													
31														14	13													0													
0														0													0	Reset													

**LP\_I2C\_COMMAND0** Configures command 0.

It consists of three parts:

op\_code is the command

0: RSTART

1: WRITE

2: READ

3: STOP

4: END.

Byte\_num represents the number of bytes that need to be sent or received.

ack\_check\_en, ack\_exp and ack are used to control the ACK bit. See I2C cmd structure [27-6](#) for more information. (R/W)

**LP\_I2C\_COMMAND0\_DONE** Represents whether command 0 is done in I2C Master mode.

0: Not done

1: Done

(R/W/SS)

**Register 27.59. LP\_I2C\_COMD1\_REG (0x005C)**

<i>LP_I2C_COMMAND1_DONE</i>														<i>(reserved)</i>														<i>LP_I2C_COMMAND1</i>													
31														14	13													0													
0														0													0	Reset													

**LP\_I2C\_COMMAND1** Configures command 1.

See details in I2C\_CMD0\_REG[13:0]. (R/W)


**LP\_I2C\_COMMAND1\_DONE** Represents whether command 1 is done in I2C Master mode.

0: Not done

1: Done

(R/W/SS)

**Register 27.60. LP\_I2C\_COMD2\_REG (0x0060)**



**LP\_I2C\_COMMAND2** Configures command 2. See details in I2C\_CMD0\_REG[13:0]. (R/W)


**LP\_I2C\_COMMAND2\_DONE** Represents whether command 2 is done in I2C Master mode.

0: Not done

1: Done

(R/W/SS)

**Register 27.61. LP\_I2C\_COMD3\_REG (0x0064)**



**LP\_I2C\_COMMAND3** Configures command 3. See details in I2C\_CMD0\_REG[13:0]. (R/W)

**LP\_I2C\_COMMAND3\_DONE** Represents whether command 3 is done in I2C Master mode.

0: Not done

1: Done

(R/W/SS)

## Register 27.62. LP\_I2C\_COMD4\_REG (0x0068)

LP_I2C_COMMAND4_DONE																(reserved)																LP_I2C_COMMAND4																
31																14																13																0
0																0																0																Reset

**LP\_I2C\_COMMAND4** Configures command 4. See details in I2C\_CMD0\_REG[13:0]. (R/W)

**LP\_I2C\_COMMAND4\_DONE** Represents whether command 4 is done in I2C Master mode.

0: Not done

1: Done

(R/W/SS)

## Register 27.63. LP\_I2C\_COMD5\_REG (0x006C)

LP_I2C_COMMAND5_DONE																(reserved)																LP_I2C_COMMAND5																
31																14																13																0
0																0																0																Reset

**LP\_I2C\_COMMAND5** Configures command 5. See details in I2C\_CMD0\_REG[13:0]. (R/W)


**LP\_I2C\_COMMAND5\_DONE** Represents whether command 5 is done in I2C Master mode.

0: Not done

1: Done

(R/W/SS)

**Register 27.64. LP\_I2C\_COMD6\_REG (0x0070)**



**LP\_I2C\_COMMAND6** Configures command 6. See details in I2C\_CMD0\_REG[13:0]. (R/W)


**LP\_I2C\_COMMAND6\_DONE** Represents whether command 6 is done in I2C Master mode.

0: Not done

1: Done

(R/W/SS)

**Register 27.65. LP\_I2C\_COMD7\_REG (0x0074)**



**LP\_I2C\_COMMAND7** Configures command 7. See details in I2C\_CMD0\_REG[13:0]. (R/W)


**LP\_I2C\_COMMAND7\_DONE** Represents whether command 7 is done in I2C Master mode.

0: Not done

1: Done


(R/W/SS)

**Register 27.66. LP\_I2C\_DATE\_REG (0x00F8)**




**LP\_I2C\_DATE** Version control register. (R/W)

## Register 27.67. LP\_I2C\_TXFIFO\_START\_ADDR\_REG (0x0100)



**LP\_I2C\_TXFIFO\_START\_ADDR** Represents the I2C txfifo first address. (HRO)

## Register 27.68. LP\_I2C\_RXFIFO\_START\_ADDR\_REG (0x0180)



**LP\_I2C\_RXFIFO\_START\_ADDR** Represents the I2C rxfifo first address. (HRO)

## 28 I2S Controller (I2S)

### 28.1 Overview

ESP32-C6 has a built-in I2S interface, which provides a flexible communication interface for streaming digital data in multimedia applications, especially digital audio applications.

The I2S standard bus defines three signals: a bit clock signal (BCK), a channel/word select signal (WS), and a serial data signal (SD). A basic I2S data bus has one master and one slave. The roles remain unchanged throughout the communication. The I2S module on ESP32-C6 provides separate transmit (TX) and receive (RX) units for high performance.

### 28.2 Terminology

To better illustrate the functionality of I2S, the following terms are used in this chapter.

<b>Master mode</b>	As a master, I2S drives BCK/WS signals, and sends data to or receives data from a slave.
<b>Slave mode</b>	As a slave, I2S is driven by BCK/WS signals, and receives data from or sends data to a master.
<b>Full-duplex</b>	There are two separate data lines. Transmitted and received data are carried simultaneously.
<b>Half-duplex</b>	Only one side, the master or the slave, sends data first, and the other side receives data. Sending data and receiving data can not happen at the same time.
<b>A-law and <math>\mu</math>-law</b>	A-law and $\mu$ -law are compression/decompression algorithms in digital pulse code modulated (PCM) non-uniform quantization, which can effectively improve the signal-to-quantization noise ratio.
<b>TDM RX mode</b>	In this mode, pulse code modulated (PCM) data is received and stored into memory via direct memory access (DMA), utilizing time division multiplexing (TDM). The signal lines include: BCK, WS, and SD. Data from 16 channels at most can be received. TDM Philips standard, TDM MSB alignment standard, and TDM PCM standard are supported in this mode, depending on user configuration.
<b>Normal PDM RX mode</b>	In this mode, pulse density modulation (PDM) data is received and stored into memory via DMA. Used signals: WS and DATA. PDM standard is supported in this mode by user configuration.
<b>TDM TX mode</b>	In this mode, pulse code modulated (PCM) data is sent from memory via DMA, in a way of time division multiplexing (TDM). The signal lines include: BCK, WS, and DATA. Data up to 16 channels can be sent. TDM Philips standard, TDM MSB alignment standard, and TDM PCM standard are supported in this mode, depending on user configuration.
<b>Normal PDM TX mode</b>	In this mode, pulse density modulation (PDM) data is sent from memory via DMA. The signal lines include: WS and DATA. PDM standard is supported in this mode by user configuration.

**PCM-to-PDM TX mode** In this mode, I2S as a **master**, converts the pulse code modulated (PCM) data from memory via DMA into pulse density modulation (PDM) data, and then sends the data out. Used signals: WS and DATA. PDM standard is supported in this mode by user configuration.

## 28.3 Features

The I2S module has the following features:

- Master mode and slave mode
- Full-duplex and half-duplex communications
- Separate TX and RX units that can work independently or simultaneously
- A variety of audio standards supported:
  - TDM Philips standard
  - TDM MSB alignment standard
  - TDM PCM standard
  - PDM standard
- Configurable high-precision sample clock:
  - Supports the following frequencies: 8 kHz, 16 kHz, 32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz, 96 kHz, 128 kHz, and 192 kHz (Note that in slave mode, due to the frequency limitation of the clock source, the maximum sampling frequency is limited by the data bit width and number of channels. For detailed information, refer to [Section 28.6](#))
- 8-/16-/24-/32-bit data communication
- Direct Memory Access (DMA)
- Standard I2S interface interrupts

## 28.4 System Architecture




Figure 28-1. ESP32-C6 I2S System Diagram

Figure 28-1 shows the structure of ESP32-C6 I2S module, consisting of:

- Transmit control unit (TX Unit)
- Receive control unit (RX Unit)
- Input and output timing unit (I/O Sync)
- Clock divider (Clock Generator)
- 64 x 32-bit TX FIFO
- 64 x 32-bit RX FIFO
- Compress/Decompress units

I2S module supports direct memory access (DMA) to internal memory. For more information, see Chapter 3 [GDMA Controller \(GDMA\)](#).

Both the TX unit and the RX unit have a three-line interface that uses a bit clock line (BCK), a word select line (WS), and a serial data line (SD). The SD line of the TX unit is fixed as output, and the SD line of the RX unit as input. BCK and WS signal lines for TX unit and RX unit can be configured as master output mode or slave input mode.

The signal bus of I2S module is shown at the right part of Figure 28-1. The naming of these signals in RX and TX units follows the pattern: I2SA\_B\_C, such as I2SI\_BCK\_in.

- “A” represents the direction of data bus, which includes:
  - “I”: input, receiving



- “O”: output, transmitting
- “B” represents the signal function, which includes:
  - BCK
  - WS
  - SD
- “C” represents the signal direction, which includes:
  - “in”: input signal into I2S module
  - “out”: output signal from I2S module

Table 28-2 provides a detailed description of I2S signals.

**Table 28-2. I2S Signal Description**

Signal	Direction	Function
I2SI_BCK_in	Input	In I2S slave mode, inputs BCK signal for RX unit.
I2SI_BCK_out	Output	In I2S master mode, outputs BCK signal for RX unit.
I2SI_WS_in	Input	In I2S slave mode, inputs WS signal for RX unit.
I2SI_WS_out	Output	In I2S master mode, outputs WS signal for RX unit.
I2SI_Data_in	Input	Works as the serial input data bus for I2S RX unit.
I2SO_Data_out	Output	Works as the serial output data bus for I2S TX unit.
I2SO_BCK_in	Input	In I2S slave mode, inputs BCK signal for TX unit.
I2SO_BCK_out	Output	In I2S master mode, outputs BCK signal for TX unit.
I2SO_WS_in	Input	In I2S slave mode, inputs WS signal for TX unit.
I2SO_WS_out	Output	In I2S master mode, outputs WS signal for TX unit.
I2S_MCLK_in	Input	In I2S slave mode, works as a clock source from the external master.
I2S_MCLK_out	Output	In I2S master mode, works as a clock source for the external slave.

**Note:**

Any required signals of I2S must be mapped to the chip's pins via GPIO matrix. For more information, see Chapter 6 *I/O MUX and GPIO Matrix (GPIO, IO MUX)*.

## 28.5 Supported Audio Standards

ESP32-C6 I2S supports multiple audio standards, including TDM Philips standard, TDM MSB alignment standard, TDM PCM standard, and PDM standard.

Select the needed standard by configuring the following bits:

- [I2S\\_TX/RX\\_TDM\\_EN](#)
  - 0: disable TDM mode.
  - 1: enable TDM mode.
- [I2S\\_TX/RX\\_PDM\\_EN](#)
  - 0: disable PDM mode.

- 1: enable PDM mode.
- [I2S\\_TX/RX\\_MSB\\_SHIFT](#)
  - 0: WS and SD signals change simultaneously, i.e., enable MSB alignment standard.
  - 1: WS signal changes one BCK clock cycle earlier than SD signal, i.e., enable Philips standard or select PCM standard.
- [I2S\\_TX/RX\\_PCM\\_BYPASS](#)
  - 0: enable PCM standard.
  - 1: disable PCM standard.

### 28.5.1 TDM Philips Standard

Philips specifications require that WS signal changes one BCK clock cycle earlier than SD signal on BCK falling edge, which means that WS signal is valid from one clock cycle before transmitting the first bit of channel data and changes one clock before the end of channel data transfer. SD signal line transmits the most significant bit of audio data first.

Compared with Philips standard, TDM Philips standard supports multiple channels. See Figure 28-2.




Figure 28-2. TDM Philips Standard Timing Diagram

### 28.5.2 TDM MSB Alignment Standard

MSB alignment specifications require that WS and SD signals change simultaneously on the falling edge of BCK. The WS signal is valid until the end of channel data transfer. The SD signal line transmits the most significant bit of audio data first.

Compared with MSB alignment standard, TDM MSB alignment standard supports multiple channels. See Figure 28-3.




Figure 28-3. TDM MSB Alignment Standard Timing Diagram

### 28.5.3 TDM PCM Standard

Short frame synchronization under PCM standard requires that WS signal changes one BCK clock cycle earlier than SD signal on the falling edge of BCK, which means that the WS signal becomes valid one clock cycle before transferring the first bit of channel data and remains unchanged in this BCK clock cycle. SD signal line transmits the most significant bit of audio data first.

Compared with PCM standard, TDM PCM standard supports multiple channels. See Figure 28-4.




Figure 28-4. TDM PCM Standard Timing Diagram

### 28.5.4 PDM Standard

Under PDM standard, WS signal changes continuously during data transmission. The low-level and high-level of this signal indicates the left channel and right channel respectively. WS and SD signals change simultaneously on the falling edge of BCK. See Figure 28-5.




Figure 28-5. PDM Standard Timing Diagram

## 28.6 I2S TX/RX Clock

I2S\_TX/RX\_CLK is the master clock of I2S TX/RX unit, divided from:

- 40 MHz XTAL\_CLK
- 160 MHz PLL\_F160M\_CLK
- 240 MHz PLL\_F240M\_CLK
- or external input clock: I2S\_MCLK\_in

The serial clock (BCK) of the I2S TX/RX unit is divided from I2S\_TX/RX\_CLK, as shown in Figure 28-6.

PCR\_I2S\_TX/RX\_CLKM\_SEL is used to select clock source for TX/RX unit, and PCR\_I2S\_TX/RX\_CLKM\_EN to enable or disable the clock source.




Figure 28-6. I2S Clock Generator

The following formula shows the relation between I2S\_TX/RX\_CLK frequency  $f_{I2S\_TX/RX\_CLK}$  and the divider clock source frequency  $f_{I2S\_CLK\_S}$ :

$$f_{I2S\_TX/RX\_CLK} = \frac{f_{I2S\_CLK\_S}}{N + \frac{b}{a}}$$

N is an integer value between 2 and 256. The value of N corresponds to the value of `PCR_I2S_TX/RX_CLKM_DIV_NUM` in register `PCR_I2S_TX/RX_CLKM_CONF_REG` as follows:

- When `PCR_I2S_TX/RX_CLKM_DIV_NUM` = 0, N = 256;
- When `PCR_I2S_TX/RX_CLKM_DIV_NUM` = 1, N = 2;
- When `PCR_I2S_TX/RX_CLKM_DIV_NUM` has any other value, N = `PCR_I2S_TX/RX_CLKM_DIV_NUM`.

The values of “a” and “b” in fractional divider depend only on x, y, z, and yn1. The corresponding formulas are as follows:

- When  $b \leq \frac{a}{2}$ ,  $yn1 = 0$ ,  $x = \text{floor}(\lceil \frac{a}{b} \rceil) - 1$ ,  $y = a \% b$ ,  $z = b$ ;
- When  $b > \frac{a}{2}$ ,  $yn1 = 1$ ,  $x = \text{floor}(\lceil \frac{a}{a-b} \rceil) - 1$ ,  $y = a \% (a - b)$ ,  $z = a - b$ .

The values of x, y, z, and yn1 are configured in `PCR_I2S_TX/RX_CLKM_DIV_X`, `PCR_I2S_TX/RX_CLKM_DIV_Y`, `PCR_I2S_TX/RX_CLKM_DIV_Z`, and `PCR_I2S_TX/RXCLKM_DIV_YN1`.

To configure the integer divider, clear `PCR_I2S_TX/RX_CLKM_DIV_X` and `PCR_I2S_TX/RX_CLKM_DIV_Z`, then set `PCR_I2S_TX/RX_CLKM_DIV_Y` to 1.

**Note:**

Using fractional divider may introduce some clock jitter.

In master TX mode, the serial clock BCK for I2S TX unit is `I2SO_BCK_out` divided from `I2S_TX_CLK`, which is:

$$f_{I2SO\_BCK\_out} = \frac{f_{I2S\_TX\_CLK}}{MO}$$

“MO” is an integer value:

$$MO = I2S\_TX\_BCK\_DIV\_NUM + 1$$

**Note:**

Note that `I2S_TX_BCK_DIV_NUM` must not be configured as 1.

In master RX mode, the serial clock BCK for I2S RX unit is `I2SI_BCK_out` divided from `I2S_RX_CLK`, which is:

$$f_{I2SI\_BCK\_out} = \frac{f_{I2S\_RX\_CLK}}{MI}$$

“MI” is an integer value:

$$MI = I2S\_RX\_BCK\_DIV\_NUM + 1$$

**Note:**

- `I2S_RX_BCK_DIV_NUM` must not be configured as 1.
- In I2S slave mode, make sure  $f_{I2S\_TX/RX\_CLK} \geq 8 * f_{BCK}$ . The I2S module can output `I2S_MCLK_out` as the master clock for peripherals.

## 28.7 I2S Reset

The units and FIFOs in I2S module are reset by the following bits.

- I2S TX/RX units: reset by the bits `I2S_TX_RESET` and `I2S_RX_RESET`;
- I2S TX/RX FIFO: reset by the bits `I2S_TX_FIFO_RESET` and `I2S_RX_FIFO_RESET`.

**Note:**

The I2S module clock must be configured first before the module and FIFO are reset.

## 28.8 I2S Master/Slave Mode

The ESP32-C6 I2S module can operate as a master or a slave in half-duplex and full-duplex communications, depending on the configuration of `I2S_RX_SLAVE_MOD` and `I2S_TX_SLAVE_MOD`.

- `I2S_TX_SLAVE_MOD`
  - 0: master TX mode
  - 1: slave TX mode
- `I2S_RX_SLAVE_MOD`
  - 0: master RX mode
  - 1: slave RX mode

### 28.8.1 Master/Slave TX Mode

- I2S works as a master transmitter:
  - Set `I2S_TX_START` to start transmitting data.
  - TX unit keeps driving the clock signal and serial data.
  - If `I2S_TX_STOP_EN` is set and all the data in FIFO is transmitted, the master stops transmitting data and clock signals.
  - If `I2S_TX_STOP_EN` is cleared and all the data in FIFO is transmitted, meanwhile no new data is filled into FIFO, then the TX unit keeps sending the last data frame and clock signal.
  - Master stops sending data when the bit `I2S_TX_START` is cleared.
- I2S works as a slave transmitter:
  - Set `I2S_TX_START`.
  - Wait for the master BCK clock to enable a transmit operation.

- If [I2S\\_TX\\_STOP\\_EN](#) is set and all the data in FIFO is transmitted, then the slave keeps sending zeros, till the master stops providing BCK signal.
- If [I2S\\_TX\\_STOP\\_EN](#) is cleared and all the data in FIFO is transmitted, meanwhile no new data is filled into FIFO, then the TX unit keeps sending the last data frame.
- If [I2S\\_TX\\_START](#) is cleared, slave keeps sending zeros till the master stops providing BCK clock signal.

## 28.8.2 Master/Slave RX Mode

- I2S works as a master receiver:
  - Set [I2S\\_RX\\_START](#) to start receiving data.
  - RX unit keeps outputting clock signal and sampling input data.
  - RX unit stops receiving data when the bit [I2S\\_RX\\_START](#) is cleared.
- I2S works as a slave receiver:
  - Set [I2S\\_RX\\_START](#).
  - Wait for master BCK signal to start receiving data.
  - RX unit stops receiving data when the bit [I2S\\_RX\\_START](#) is cleared.

## 28.9 Transmitting Data

### Note:

Updating the configuration described in this and subsequent sections requires to set [I2S\\_TX\\_UPDATE](#) accordingly to synchronize registers from APB clock domain to TX clock domain. For more detailed configuration, see Section [28.11.1](#).

In TX mode, I2S first reads data through DMA and sends these data out via output signals according to the configured data mode and channel mode.

### 28.9.1 Data Format Control

Data format is controlled in the following phases:

- Phase I: read data from memory and write it to TX FIFO;
- Phase II: read the data to send (TX data) from TX FIFO and convert the data according to the output data mode;
- Phase III: clock out the TX data serially.

#### 28.9.1.1 Bit Width Control of Channel Valid Data

The bit width of valid data in each channel is determined by [I2S\\_TX\\_BITS\\_MOD](#) and [I2S\\_TX\\_24\\_FILL\\_EN](#). For details, see the table below.

Table 28-3. Bit Width of Channel Valid Data

Channel Valid Data Width	I2S_TX_BITS_MOD	I2S_TX_24_FILL_EN
32	31	x*
	23	1
24	23	0
16	15	x
8	7	x

\* “x” represents that this value is ignored.

### 28.9.1.2 Endian Control of Channel Valid Data

When I2S reads data through DMA, the data endian under various data width is controlled by `I2S_TX_BIG_ENDIAN`. Table 28-4 shows how `I2S_TX_BIG_ENDIAN` controls the data reading with different channel valid data widths.

Table 28-4. Endian of Channel Valid Data

Channel Valid Data Width	Original Data	Endian of Processed Data	I2S_TX_BIG_ENDIAN
32	{B3, B2, B1, B0}	{B3, B2, B1, B0}	0
		{B0, B1, B2, B3}	1
24	{B2, B1, B0}	{B2, B1, B0}	0
		{B0, B1, B2}	1
16	{B1, B0}	{B1, B0}	0
		{B0, B1}	1
8	{B0}	{B0}	x

**Note:**

B0, B1, B2, B3 each represents an 8-bit data, and the symbol {} means that the bytes are combined together. For example, {B3, B2, B1, B0} represents a 32-bit number, wherein B0 represents bit 0-7, B1 represents bit 8-15, B2 represents bit 16-23, and B3 represents bit 24-31.

### 28.9.1.3 A-law/ $\mu$ -law Compression and Decompression

ESP32-C6 I2S compresses/decompresses the valid data into 32-bit by A-law or by  $\mu$ -law. If the bit width of valid data is smaller than 32, zeros are filled to the extra high bits of the data to be compressed/decompressed by default.

**Note:**

Extra high bits here mean the bits[31: channel valid data width] of the data to be compressed/decompressed.

Configure `I2S_TX_PCM_BYPASS`:

- 0: do not compress or decompress the data
- 1: compress or decompress the data



Configure [I2S\\_TX\\_PCM\\_CONF](#):

- 0: decompress the data using A-law
- 1: compress the data using A-law
- 2: decompress the data using  $\mu$ -law
- 3: compress the data using  $\mu$ -law

At this point, the first phase of data format control is completed.

#### 28.9.1.4 Bit Width Control of Channel TX Data

The TX data width in each channel is determined by [I2S\\_TX\\_TDM\\_CHAN\\_BITS](#).

- If TX data width in each channel is larger than the valid data width, zeros will be filled to these extra bits.  
Configure [I2S\\_TX\\_LEFT\\_ALIGN](#):
  - 0: the valid data is at the lower bits of TX data. Zeros are filled into higher bits of TX data;
  - 1: the valid data is at the higher bits of TX data. Zeros are filled into lower bits of TX data.
- If the TX data width in each channel is smaller than the valid data width, only the lower bits of valid data are sent out, and the higher bits are discarded.

At this point, the second phase of data format control is completed.

#### 28.9.1.5 Bit Order Control of Channel Data

The data bit order in each channel is controlled by [I2S\\_TX\\_BIT\\_ORDER](#):

- 0: data is sent out from high bits to low bits;
- 1: data is sent out from low bits to high bits.

At this point, the data format control is completed. Figure [28-7](#) shows the complete process of TX data format control.




Figure 28-7. TX Data Format Control

### 28.9.2 Channel Mode Control

ESP32-C6 I2S supports both TDM TX mode and PDM TX mode. Set [I2S\\_TX\\_TDM\\_EN](#) to enable TDM TX mode, or set [I2S\\_TX\\_PDM\\_EN](#) to enable PDM TX mode.

**Note:**

- [I2S\\_TX\\_TDM\\_EN](#) and [I2S\\_TX\\_PDM\\_EN](#) must not be cleared or set simultaneously.
- Most stereo I2S codecs can be controlled by setting the I2S module into 2-channel mode under TDM standard.

#### 28.9.2.1 I2S Channel Control in TDM TX Mode

In TDM TX mode, the total number of TX channels supported is related to the channel valid data width for I2S as follows:

Table 28-5. The Matching Between Valid Data Width and Number of TX Channel Supported

Channel Valid Data Width	Total Number of Channels Supported
32	4
24	5
16	8
8	16

The total number of TX channels in use is controlled by [I2S\\_TX\\_TDM\\_TOT\\_CHAN\\_NUM](#). For example, if [I2S\\_TX\\_TDM\\_TOT\\_CHAN\\_NUM](#) is set to 5, six channels in total (channel 0 ~ 5) will be used to transmit data. See Figure 28-8.

In these TX channels, if `I2S_TX_TDM_CHANn_EN` is set to:

- 1: this channel sends the channel data out;
- 0: the TX data to be sent by this channel is controlled by `I2S_TX_CHAN_EQUAL`:
  - 1: the data of previous channel is sent out;
  - 0: the data stored in `I2S_SINGLE_DATA` is sent out.

In TDM TX master mode, WS signal is controlled by `I2S_TX_WS_IDLE_POL` and `I2S_TX_TDM_WS_WIDTH`:

- `I2S_TX_WS_IDLE_POL`: the default level of WS signal;
- `I2S_TX_TDM_WS_WIDTH`: the cycles the WS default level lasts for when transmitting all channel data.

`I2S_TX_HALF_SAMPLE_BITS` x 2 is equal to the BCK cycles in one WS period.

### TDM Channel Configuration Example

In this example, register configuration is as follows:

- `I2S_TX_TDM_CHAN_NUM = 5`, i.e., channel 0 ~ 5 are used to transmit data.
- `I2S_TX_CHAN_EQUAL = 1`, i.e., that data of previous channel will be transmitted if the bit `I2S_TX_TDM_CHANn_EN` is cleared.  $n = 0 \sim 5$ .
- `I2S_TX_TDM_CHAN0/2/5_EN = 1`, i.e., these channels send their channel data out.
- `I2S_TX_TDM_CHAN1/3/4_EN = 0`, i.e., these channels send the previous channel data out.

Once the configuration is done, data is transmitted as follows.




Figure 28-8. TDM Channel Control

### 28.9.2.2 I2S Channel Control in PDM TX Mode

ESP32-C6 I2S supports two PDM TX modes, namely, normal PDM TX mode and PCM-to-PDM TX mode.

In PDM TX mode, fetching data through DMA is controlled by `I2S_TX_MONO` and `I2S_TX_MONO_FST_VLD`.

See Table 28-6. Please configure the two bits according to the data stored in memory, be it the single-channel or dual-channel data.

Table 28-6. Data-Fetching Control in PDM Mode

Data-Fetching Control Option	Mode	I2S_TX_MONO	I2S_TX_MONO_FST_VLD
Post data-fetching request to DMA at any edge of WS signal	Stereo mode	0	x
Post data-fetching request to DMA only at the second half period of WS signal	Mono mode	1	0
Post data-fetching request to DMA only at the first half period of WS signal	Mono mode	1	1

When the I2S is in PDM TX master mode, the default level of WS signal is controlled by [I2S\\_TX\\_WS\\_IDLE\\_POL](#), and the WS signal frequency is half of the BCK signal frequency. The configuration of WS signal is similar to that of BCK signal. Please refer to Section 28.6 and Figure 28.6.

In **normal PDM TX mode**, I2S channel mode is controlled by [I2S\\_TX\\_CHAN\\_MOD](#) and [I2S\\_TX\\_WS\\_IDLE\\_POL](#). See the table below.

Table 28-7. I2S Channel Control in Normal PDM TX Mode

Channel Control Option	Left Channel	Right Channel	Mode Control Field <sup>1</sup>	Channel Select Bit <sup>2</sup>
Stereo mode	Transmit the left channel data	Transmit the right channel data	0	x
Mono mode	Transmit the left channel data	Transmit the left channel data	1	0
	Transmit the right channel data	Transmit the right channel data	1	1
	Transmit the right channel data	Transmit the right channel data	2	0
	Transmit the left channel data	Transmit the left channel data	2	1
	Transmit the value of "single" <sup>3</sup>	Transmit the right channel data	3	0
	Transmit the left channel data	Transmit the value of "single"	3	1
	Transmit the left channel data	Transmit the value of "single"	4	0
	Transmit the value of "single"	Transmit the right channel data	4	1

<sup>1</sup> [I2S\\_TX\\_CHAN\\_MOD](#)

<sup>2</sup> [I2S\\_TX\\_WS\\_IDLE\\_POL](#)

<sup>3</sup> The "single" value is equal to the value of [I2S\\_SINGLE\\_DATA](#).

In **PCM-to-PDM TX mode**, the PCM data through DMA is converted to PDM data and then output in PDM signal format. Configure [I2S\\_PCM2PDM\\_CONV\\_EN](#) to enable this mode. The register configuration for PCM-to-PDM TX mode is as follows:

- Configure 1-line PDM output format or 1-/2-line DAC output mode as the table below:

Table 28-8. PCM-to-PDM TX Mode

Channel Output Format	I2S_TX_PDM_DAC_MODE_EN	I2S_TX_PDM_DAC_2OUT_EN
1-line PDM output format <sup>1</sup>	0	x
1-line DAC output format <sup>2</sup>	1	0
2-line DAC output format	1	1

**Note:**

1. In PDM output format, SD data of two channels is sent out in one WS period.
2. In DAC output format, SD data of one channel is sent out in one WS period.

- Configure sampling frequency and upsampling rate:

In PCM-to-PDM TX mode, PDM clock frequency is equal to BCK frequency. The relation of sampling frequency ( $f_{\text{Sampling}}$ ) and BCK frequency is as follows:

$$f_{\text{Sampling}} = \frac{f_{\text{BCK}}}{\text{OSR}}$$

Upsampling rate (OSR) is related to `I2S_TX_PDM_SINC_OSR2` as follows:

$$\text{OSR} = \text{I2S\_TX\_PDM\_SINC\_OSR2} \times 64$$

Sampling frequency  $f_{\text{Sampling}}$  is related to `I2S_TX_PDM_FS` as follows:

$$f_{\text{Sampling}} = \text{I2S\_TX\_PDM\_FS} \times 100$$

Configure the registers according to needed sampling frequency, upsampling rate, and PDM clock frequency.

**PDM Channel Configuration Example**

In this example, the register configuration is as follows.

- `I2S_PCM2PDM_CONV_EN` = 0, i.e., the normal PDM TX mode is selected.
- `I2S_TX_MONO` = 0, i.e., data is fetched from memory via DMA in both the high and low levels of WS.
- `I2S_TX_CHAN_MOD` = 2, i.e., mono mode is selected, and the right channel data will be discarded.
- `I2S_TX_WS_IDLE_POL` = 1, i.e., both the left channel and right channel transmit the left channel data.

Once the configuration is done, assume that the data in memory **after data format control** is:

Left	Right	Left	Right	...	Left	Right
------	-------	------	-------	-----	------	-------

**Note:**

1. The data above refers to the processed data after data format control instead of the original data.
2. The “Left” and “Right” represent channel data, and their bit widths are channel valid data width. Please refer to Section 28.9.1

Then the channel data is transmitted after channel mode control as follows.




Figure 28-9. PDM Channel Control Example

## 28.10 Receiving Data

In RX mode, I2S first reads data from peripheral interface, and then stores the data into memory via DMA according to the configured channel mode and data mode.

### 28.10.1 Channel Mode Control

ESP32-C6 I2S supports both TDM RX mode and PDM RX mode. Set [I2S\\_RX\\_TDM\\_EN](#) to enable TDM RX mode, or set [I2S\\_RX\\_PDM\\_EN](#) to enable PDM RX mode.

**Note:**

[I2S\\_RX\\_TDM\\_EN](#) and [I2S\\_RX\\_PDM\\_EN](#) must not be cleared or set simultaneously.

#### 28.10.1.1 I2S Channel Control in TDM RX Mode

In TDM RX mode, the total number of RX channels supported is related to the channel valid data width for I2S as follows:

Table 28-9. The Matching Between Valid Data Width and Number of RX Channel Supported

Channel Valid Data Width	Total Number of Channels Supported
32	4
24	5
16	8
8	16

In TDM RX mode, I2S supports up to 16 channels to input data. The total number of RX channels in use is controlled by [I2S\\_RX\\_TDM\\_TOT\\_CHAN\\_NUM](#). For example, if [I2S\\_RX\\_TDM\\_TOT\\_CHAN\\_NUM](#) is set to 5, channel 0 ~ 5 will be used to receive data.

In these RX channels, if `I2S_RX_TDM_CHANn_EN` is set to:

- 1: this channel data is valid and will be stored into RX FIFO;
- 0: this channel data is invalid and will not be stored into RX FIFO.

In TDM master mode, WS signal is controlled by `I2S_RX_WS_IDLE_POL` and `I2S_RX_TDM_WS_WIDTH`.

- `I2S_RX_WS_IDLE_POL`: the default level of WS signal;
- `I2S_RX_TDM_WS_WIDTH`: the cycles the WS default level lasts for when receiving all channel data.

`I2S_RX_HALF_SAMPLE_BITS` x 2 is equal to the BCK cycles in one WS period.

### 28.10.1.2 I2S Channel Control in PDM RX Mode

In PDM RX mode, I2S converts the serial data from channels to the data to be entered into memory.

In PDM RX master mode, the default level of WS signal is controlled by `I2S_RX_WS_IDLE_POL`. WS frequency is half of BCK frequency. The configuration of BCK signal is similar to that of WS signal as described in Section 28.6. Note, in PDM RX mode, the value of `I2S_RX_HALF_SAMPLE_BITS` must be same as that of `I2S_RX_BITS_MOD`.

### 28.10.2 Data Format Control

Data format is controlled in the following phases:

- Phase I: serial input data is converted into the data to be saved to RX FIFO;
- Phase II: the data is read from RX FIFO and converted according to the input data mode.

#### 28.10.2.1 Bit Order Control of Channel Data

The data bit order in each channel is controlled by `I2S_RX_BIT_ORDER`:

- 0: serial data is entered from high bits to low bits;
- 1: serial data is entered from low bits to high bits.

At this point, the first phase of data format control is completed.

#### 28.10.2.2 Bit Width Control of Channel Storage (Valid) Data

The storage data width in each channel is controlled by `I2S_RX_BITS_MOD` and `I2S_RX_24_FILL_EN`. See the table below.

Table 28-10. Channel Storage Data Width

Channel Storage Data Width	<code>I2S_RX_BITS_MOD</code>	<code>I2S_RX_24_FILL_EN</code>
32	31	x
	23	1
24	23	0
16	15	x
8	7	x

### 28.10.2.3 Bit Width Control of Channel RX Data

The RX data width in each channel is determined by [I2S\\_RX\\_TDM\\_CHAN\\_BITS](#).

- If the storage data width in each channel is smaller than the received (RX) data width, then only the bits within the storage data width is saved into memory. Configure [I2S\\_RX\\_LEFT\\_ALIGN](#) to:
  - 0: only the lower bits of the received data within the storage data width is stored to memory;
  - 1: only the higher bits of the received data within the storage data width is stored to memory.
- If the received data width is smaller than the storage data width in each channel, the higher bits of the received data will be filled with zeros and then the data is saved to memory.

### 28.10.2.4 Endian Control of Channel Storage Data

The received data is then converted into storage data (to be stored to memory) after some processing, such as discarding extra bits or filling zeros in missing bits. The endian of the storage data is controlled by [I2S\\_RX\\_BIG\\_ENDIAN](#) under various data width. See the table below.

**Table 28-11. Channel Storage Data Endian**

Channel Storage Data Width	Original Data	Endian of Processed Data	<a href="#">I2S_RX_BIG_ENDIAN</a>
32	{B3, B2, B1, B0}	{B3, B2, B1, B0}	0
		{B0, B1, B2, B3}	1
24	{B2, B1, B0}	{B2, B1, B0}	0
		{B0, B1, B2}	1
16	{B1, B0}	{B1, B0}	0
		{B0, B1}	1
8	{B0}	{B0}	x

### 28.10.2.5 A-law/ $\mu$ -law Compression and Decompression

ESP32-C6 I2S compresses/decompresses the storage data in 32-bit by A-law or by  $\mu$ -law. By default, zeros are filled into high bits.

Configure [I2S\\_RX\\_PCM\\_BYPASS](#):

- 0: do not compress or decompress the data
- 1: compress or decompress the data

Configure [I2S\\_RX\\_PCM\\_CONF](#):

- 0: decompress the data using A-law
- 1: compress the data using A-law
- 2: decompress the data using  $\mu$ -law
- 3: compress the data using  $\mu$ -law

At this point, the data format control is completed. Data then is stored into memory via DMA.

**PRELIMINARY**



## 28.11 Software Configuration Process

### 28.11.1 Configure I2S as TX Mode

Follow the steps below to configure I2S as TX mode via software:

1. Configure the clock as described in Section 28.6.
2. Configure signal pins according to Table 28-2.
3. Select the mode needed by configuring `I2S_TX_SLAVE_MOD`.
  - 0: master TX mode
  - 1: slave TX mode
4. Set needed TX data mode and TX channel mode as described in Section 28.9, and then set `I2S_TX_UPDATE`.
5. Reset TX unit and TX FIFO as described in Section 28.7.
6. Enable corresponding interrupts. See Section 28.12.
7. Configure DMA outlink.
8. Set `I2S_TX_STOP_EN` if needed. For more information, please refer to Section 28.8.1.
9. Start transmitting data:
  - In master mode, wait till I2S slave gets ready, then set `I2S_TX_START` to start transmitting data.
  - In slave mode, set `I2S_TX_START`. When the I2S master supplies BCK and WS signals, I2S slave starts transmitting data.
10. Wait for the interrupt signals set in Step 6, or check whether the transfer is completed by querying `I2S_TX_IDLE`:
  - 0: transmitter is working;
  - 1: transmitter is in idle state.
11. Clear `I2S_TX_START` to stop data transfer.

### 28.11.2 Configure I2S as RX Mode

Follow the steps below to configure I2S as RX mode via software:

1. Configure the clock as described in Section 28.6.
2. Configure signal pins according to Table 28-2.
3. Select the mode needed by configuring `I2S_RX_SLAVE_MOD`.
  - 0: master RX mode
  - 1: slave RX mode
4. Set needed RX data mode and RX channel mode as described in Section 28.10, and then set `I2S_RX_UPDATE`.
5. Reset RX unit and its FIFO according to Section 28.7.

6. Enable corresponding interrupts. See Section [28.12](#).
7. Configure DMA inlink, and set the length of RX data by configuring [I2S\\_RX\\_EOF\\_NUM\\_REG](#).
8. Start receiving data:
  - In master mode, when the slave is ready, set [I2S\\_RX\\_START](#) to start receiving data.
  - In slave mode, set [I2S\\_RX\\_START](#) to start receiving data when get BCK and WS signals from the master.
9. The received data is then stored to the specified address of ESP32-C6 memory according the configuration of DMA. Then the corresponding interrupt set in step 6 is generated.

## 28.12 I2S Interrupts

- [I2S\\_TX\\_HUNG\\_INT](#): triggered when transmitting data is timed out. For example, if module is configured as TX slave mode, but the master does not provide BCK or WS signal for a long time (specified in [I2S\\_LC\\_HUNG\\_CONF\\_REG](#)), then this interrupt will be triggered.
- [I2S\\_RX\\_HUNG\\_INT](#): triggered when receiving data is timed out. For example, if I2S module is configured as RX slave mode, but the master does not send data for a long time (specified in [I2S\\_LC\\_HUNG\\_CONF\\_REG](#)), then this interrupt will be triggered.
- [I2S\\_TX\\_DONE\\_INT](#): triggered when transmitting data is completed.
- [I2S\\_RX\\_DONE\\_INT](#): triggered when receiving data is completed.

## 28.13 I2S ETM

I2S supports ETM function, which helps to execute specified tasks without CPU intervention. The following events and tasks are supported.

- Events supported:
  - [I2S\\_EVT\\_TX\\_DONE](#), triggered when I2S TX completes data transmission.
  - [I2S\\_EVT\\_RX\\_DONE](#), triggered when I2S RX completes data receiving.
  - [I2S\\_EVT\\_X\\_WORDS\\_SENT](#), triggered when the word number sent by I2S TX is equal to or larger than the value set by [I2S\\_ETM\\_TX\\_SEND\\_WORD\\_NUM](#).
  - [I2S\\_EVT\\_X\\_WORDS\\_RECEIVED](#), triggered when the word number received by I2S RX is equal to or larger than the value set by [I2S\\_ETM\\_RX\\_RECEIVE\\_WORD\\_NUM](#).
- Tasks supported:
  - [I2S\\_TASK\\_START\\_TX](#). I2S TX is enabled when this task is triggered.
  - [I2S\\_TASK\\_START\\_RX](#). I2S RX is enabled when this task is triggered.
  - [I2S\\_TASK\\_STOP\\_TX](#). I2S TX stops when this task is triggered.
  - [I2S\\_TASK\\_STOP\\_RX](#). I2S RX stops when this task is triggered.

For details on ETM configuration, please refer to Chapter [10 Event Task Matrix \(ETM\)](#)

## 28.14 Register Summary

The addresses in this section are relative to I2S Controller base address provided in Table 4-2 in Chapter 4 *System and Memory*.


The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Interrupt registers</b>			
<a href="#">I2S_INT_RAW_REG</a>	I2S interrupt raw register	0x000C	RO/WTC/SS
<a href="#">I2S_INT_ST_REG</a>	I2S interrupt status register	0x0010	RO
<a href="#">I2S_INT_ENA_REG</a>	I2S interrupt enable register	0x0014	R/W
<a href="#">I2S_INT_CLR_REG</a>	I2S interrupt clear register	0x0018	WT
<b>RX control and configuration registers</b>			
<a href="#">I2S_RX_CONF_REG</a>	I2S RX configuration register	0x0020	varies
<a href="#">I2S_RX_CONF1_REG</a>	I2S RX configuration register 1	0x0028	R/W
<a href="#">I2S_TX_PCM2PDM_CONF_REG</a>	I2S TX PCM-to-PDM configuration register	0x0040	R/W
<a href="#">I2S_TX_PCM2PDM_CONF1_REG</a>	I2S TX PCM-to-PDM configuration register 1	0x0044	R/W
<a href="#">I2S_RX_TDM_CTRL_REG</a>	I2S TX TDM mode control register	0x0050	R/W
<a href="#">I2S_RXEOF_NUM_REG</a>	I2S RX data number control register	0x0064	R/W
<b>TX control and configuration registers</b>			
<a href="#">I2S_TX_CONF_REG</a>	I2S TX configuration register	0x0024	varies
<a href="#">I2S_TX_CONF1_REG</a>	I2S TX configuration register 1	0x002C	R/W
<a href="#">I2S_TX_TDM_CTRL_REG</a>	I2S TX TDM mode control register	0x0054	R/W
<b>RX timing register</b>			
<a href="#">I2S_RX_TIMING_REG</a>	I2S RX timing control register	0x0058	R/W
<b>TX timing register</b>			
<a href="#">I2S_TX_TIMING_REG</a>	I2S TX timing control register	0x005C	R/W
<b>Control and configuration registers</b>			
<a href="#">I2S_LC_HUNG_CONF_REG</a>	I2S timeout configuration register	0x0060	R/W
<a href="#">I2S_CONF_SIGLE_DATA_REG</a>	I2S single data register	0x0068	R/W
<b>TX status register</b>			
<a href="#">I2S_STATE_REG</a>	I2S TX status register	0x006C	RO
<b>ETM register</b>			
<a href="#">I2S_ETM_CONF_REG</a>	I2S ETM configure register	0x0070	R/W
<b>Version register</b>			
<a href="#">I2S_DATE_REG</a>	Version control register	0x0080	R/W

## 28.15 Registers

The addresses in this section are relative to I2S Controller base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 28.1. I2S\_INT\_RAW\_REG (0x000C)**




**I2S\_RX\_DONE\_INT\_RAW** The raw interrupt status of the [I2S\\_RX\\_DONE\\_INT](#) interrupt. (RO/WTC/SS)

**I2S\_TX\_DONE\_INT\_RAW** The raw interrupt status of the [I2S\\_TX\\_DONE\\_INT](#) interrupt. (RO/WTC/SS)

**I2S\_RX\_HUNG\_INT\_RAW** The raw interrupt status of the [I2S\\_RX\\_HUNG\\_INT](#) interrupt. (RO/WTC/SS)

**I2S\_TX\_HUNG\_INT\_RAW** The raw interrupt status of the [I2S\\_TX\\_HUNG\\_INT](#) interrupt. (RO/WTC/SS)

**Register 28.2. I2S\_INT\_ST\_REG (0x0010)**




**I2S\_RX\_DONE\_INT\_ST** The masked interrupt status of the [I2S\\_RX\\_DONE\\_INT](#) interrupt. (RO)

**I2S\_TX\_DONE\_INT\_ST** The masked interrupt status of the [I2S\\_TX\\_DONE\\_INT](#) interrupt. (RO)

**I2S\_RX\_HUNG\_INT\_ST** The masked interrupt status of the [I2S\\_RX\\_HUNG\\_INT](#) interrupt. (RO)

**I2S\_TX\_HUNG\_INT\_ST** The masked interrupt status of the [I2S\\_TX\\_HUNG\\_INT](#) interrupt. (RO)

**Register 28.3. I2S\_INT\_ENA\_REG (0x0014)**




**I2S\_RX\_DONE\_INT\_ENA** Write 1 to enable the [I2S\\_RX\\_DONE\\_INT](#) interrupt. (R/W)

**I2S\_TX\_DONE\_INT\_ENA** Write 1 to enable the [I2S\\_TX\\_DONE\\_INT](#) interrupt. (R/W)

**I2S\_RX\_HUNG\_INT\_ENA** Write 1 to enable the [I2S\\_RX\\_HUNG\\_INT](#) interrupt. (R/W)

**I2S\_TX\_HUNG\_INT\_ENA** Write 1 to enable the [I2S\\_TX\\_HUNG\\_INT](#) interrupt. (R/W)

**Register 28.4. I2S\_INT\_CLR\_REG (0x0018)**



**I2S\_RX\_DONE\_INT\_CLR** Write 1 to clear the [I2S\\_RX\\_DONE\\_INT](#) interrupt. (WT)

**I2S\_TX\_DONE\_INT\_CLR** Write 1 to clear the [I2S\\_TX\\_DONE\\_INT](#) interrupt. (WT)

**I2S\_RX\_HUNG\_INT\_CLR** Write 1 to clear the [I2S\\_RX\\_HUNG\\_INT](#) interrupt. (WT)

**I2S\_TX\_HUNG\_INT\_CLR** Write 1 to clear the [I2S\\_TX\\_HUNG\\_INT](#) interrupt. (WT)



**Register 28.5. I2S\_RX\_CONF\_REG (0x0020)**

Continued from the previous page...

**I2S\_RX\_MONO\_FST\_VLD** Configures the valid data channel in I2S RX mono mode.

0: The second channel data valid

1: The first channel data valid

(R/W)

**I2S\_RX\_PCM\_CONF** Configures I2S RX compress/decompress mode.

0 (atol): A-law decompress

1 (ltoa): A-law compress

2 (utol):  $\mu$ -law decompress

3 (ltou):  $\mu$ -law compress

(R/W)

**I2S\_RX\_PCM\_BYPASS** Configures whether to bypass the Compress/Decompress units for received data.

0: No effect

1: Bypass

(R/W)

**I2S\_RX\_STOP\_MODE** Configures I2S RX stop mode.

0: I2S RX only stops when REG\_TXRX\_START is cleared

1: I2S RX stops when REG\_TXRX\_START is 0 or in\_suc\_eof is 1

2: I2S RX stops when REG\_TXRX\_START is 0 or RX FIFO is full

(R/W)

**I2S\_RX\_LEFT\_ALIGN** Configures I2S RX alignment mode.

0: Right alignment mode

1: Left alignment mode

(R/W)

**I2S\_RX\_24\_FILL\_EN** Configures the bit number that the 24-bit channel data is stored to.

0: Store 24-bit channel data to 24 bits

1: Store 24-bit channel data to 32 bits (Extra bits are filled with zeros)

(R/W)

**I2S\_RX\_WS\_IDLE\_POL** Configures the relationship between WS level and which channel data to receive.

0: WS remains low when receiving left channel data and high when receiving right channel data

1: WS remains high when receiving left channel data and low when receiving right channel data

(R/W)

Continued on the next page...

**Register 28.5. I2S\_RX\_CONF\_REG (0x0020)**

Continued from the previous page...

**I2S\_RX\_BIT\_ORDER** Configures I2S RX bit order.

0: The highest bit is received first

1: The lowest bit is received first

(R/W)

**I2S\_RX\_TDM\_EN** Configures whether to enable I2S TDM RX mode.

0: Disable

1: Enable

(R/W)

**I2S\_RX\_PDM\_EN** Configures whether to enable I2S PDM RX mode.

0: Disable

1: Enable

(R/W)



Register 28.6. I2S\_RX\_CONF1\_REG (0x0028)

(reserved)		I2S_RX_MSB_SHIFT		I2S_RX_TDM_CHAN_BITS		I2S_RX_HALF_SAMPLE_BITS		I2S_RX_BITS_MOD		I2S_RX_BCK_DIV_NUM		I2S_RX_TDM_WS_WIDTH		
31	30	29	28	24	23	18	17	13	12	7	6		0	
0	0	1	0xf	0xf	0xf	6	0x0							Reset

**I2S\_RX\_TDM\_WS\_WIDTH** Configures the width of rx\_ws\_out (WS default level) in TDM mode. Width of rx\_ws\_out (WS default level) in TDM mode =  $(I2S\_RX\_TDM\_WS\_WIDTH[6:0] + 1) \times T\_BCK$ . (R/W)

**I2S\_RX\_BCK\_DIV\_NUM** Configures the divider of BCK in RX mode. Note this divider must not be configured to 1. (R/W)

**I2S\_RX\_BITS\_MOD** Configures the valid data bit length of I2S RX channel.

- 7: All the valid channel data is in 8-bit mode
- 15: All the valid channel data is in 16-bit mode
- 23: All the valid channel data is in 24-bit mode
- 31: All the valid channel data is in 32-bit mode
- Other values are invalid.

(R/W)

**I2S\_RX\_HALF\_SAMPLE\_BITS** Configures I2S RX sample bits.  $BCK \text{ cycles in one WS period} = I2S\_RX\_HALF\_SAMPLE\_BITS \times 2$ . (R/W)

**I2S\_RX\_TDM\_CHAN\_BITS** Configures RX bit number for each channel in TDM mode. Bit number expected =  $I2S\_RX\_TDM\_CHAN\_BITS + 1$ . (R/W)

**I2S\_RX\_MSB\_SHIFT** Configures the timing between WS signal and the MSB of data.

- 0: Align at rising edge
- 1: WS signal changes one BCK clock earlier

(R/W)





**Register 28.11. I2S\_TX\_CONF\_REG (0x0024)**

(reserved)	I2S_SIG_LOOPBACK	I2S_TX_CHAN_MOD	(reserved)	I2S_TX_PDM_EN	I2S_TX_TDM_EN	I2S_TX_BIT_ORDER	I2S_TX_WS_IDLE_POL	I2S_TX_24_FILL_EN	(reserved)	I2S_TX_STOP_EN	I2S_TX_PCM_BYPASS	I2S_TX_PCM_CONF	I2S_TX_MONO_FST_VLD	I2S_TX_UPDATE	I2S_TX_BIG_ENDIAN	(reserved)	I2S_TX_CHAN_EQUAL	I2S_TX_MONO	(reserved)	I2S_TX_SLAVE_MOD	I2S_TX_START	I2S_TX_FIFO_RESET	I2S_TX_RESET				
31	28	27	26	24	23	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	0x0	1	0	0	0	0	0	0	0	0	0	0

Reset

**I2S\_TX\_RESET** Configures whether to reset TX unit.

- 0: No effect
  - 1: Reset
- (WT)

**I2S\_TX\_FIFO\_RESET** Configures whether to reset TX FIFO.

- 0: No effect
  - 1: Reset
- (WT)

**I2S\_TX\_START** Configures whether to start transmitting data.

- 0: No effect
  - 1: Start
- (R/W/SC)

**I2S\_TX\_SLAVE\_MOD** Configures whether to enable slave TX mode.

- 0: Disable
  - 1: Enable
- (R/W)

**I2S\_TX\_MONO** Configures whether to enable TX unit in mono mode.

- 0: Disable
  - 1: Enable
- (R/W)

**I2S\_TX\_CHAN\_EQUAL** Configures whether to equalize left channel data and right channel data in I2S TX mono mode or TDM mode.

- 0: The I2S\_SINGLE\_DATA is invalid channel data in I2S TX mono mode or TDM mode
  - 1: The left channel data is equal to right channel data in I2S TX mono mode or TDM mode
- (R/W)

**I2S\_TX\_BIG\_ENDIAN** Configures I2S TX byte endian.

- 0: Low address with low address value
  - 1: Low address value to high address
- (R/W)

Continued on the next page...

**Register 28.11. I2S\_TX\_CONF\_REG (0x0024)**

Continued from the previous page...

**I2S\_TX\_UPDATE** Configures whether to update I2S TX registers from APB clock domain to I2S TX clock domain.

0: No effect

1: Update

This bit will be cleared by hardware after update register done.

(R/W/SC)

**I2S\_TX\_MONO\_FST\_VLD** Configures the valid data channel in I2S TX mono mode.

0: The second channel data valid

1: The first channel data valid

(R/W)

**I2S\_TX\_PCM\_CONF** Configures the I2S TX compress/decompress mode.

0 (atol): A-law decompress

1 (ltoa) : A-law compress

2 (utol) :  $\mu$ -law decompress

3 (ltou) :  $\mu$ -law compress

(R/W)

**I2S\_TX\_PCM\_BYPASS** Configures whether to bypass Compress/Decompress units for transmitted data.

0: No effect

1: Bypass

(R/W)

**I2S\_TX\_STOP\_EN** Configures whether to stop outputting BCK signal and WS signal when TX FIFO is empty.

0: No effect

1: Stop

(R/W)

**I2S\_TX\_LEFT\_ALIGN** Configures I2S TX alignment mode.

0: Right alignment mode

1: Left alignment mode

(R/W)

**I2S\_TX\_24\_FILL\_EN** Configures the bit number that the 24 channel bits are stored to.

0: Store 24-bit channel data to 24 bits

1: Store 24-bit channel data to 32 bits (Extra bits are filled with zeros)

(R/W)

**I2S\_TX\_WS\_IDLE\_POL** Configures the relationship between WS and which channel data to send.

0: WS remains low when sending left channel data and high when sending right channel data

1: WS remains high when sending left channel data and low when sending right channel data

(R/W)

Continued on the next page...

**Register 28.11. I2S\_TX\_CONF\_REG (0x0024)**

Continued from the previous page...

**I2S\_TX\_BIT\_ORDER** Configures I2S TX bit endian.

0: The highest bit is sent first

1: The lowest bit is sent first

(R/W)

**I2S\_TX\_TDM\_EN** Configures whether to enable I2S TDM TX mode.

0: Disable

1: Enable

(R/W)

**I2S\_TX\_PDM\_EN** Configures whether to enable I2S PDM TX mode.

0: Disable

1: Enable

(R/W)

**I2S\_TX\_CHAN\_MOD** Configures I2S TX channel mode. For more information, see Table 28-7. (R/W)

**I2S\_SIG\_LOOPBACK** Configures whether to enable TX unit and RX unit sharing the same WS and BCK signals.

0: Disable

1: Enable

(R/W)

Register 28.12. I2S\_TX\_CONF1\_REG (0x002C)

(reserved)		I2S_TX_BCK_NO_DLY		I2S_TX_MSB_SHIFT		I2S_TX_TDM_CHAN_BITS		I2S_TX_HALF_SAMPLE_BITS		I2S_TX_BITS_MOD		I2S_TX_BCK_DIV_NUM		I2S_TX_TDM_WS_WIDTH	
31	30	29	28	24	23	18	17	13	12	7	6	0			
0	1	1	0xf		0xf		0xf		6		0x0				

Reset

**I2S\_TX\_TDM\_WS\_WIDTH** Configures the width of tx\_ws\_out (WS default level) in TDM mode. The width of tx\_ws\_out (WS default level) in TDM mode = (I2S\_TX\_TDM\_WS\_WIDTH[6:0] + 1) x T\_BCK. (R/W)

**I2S\_TX\_BCK\_DIV\_NUM** Configures the divider of BCK in TX mode. Note this divider must not be configured to 1. (R/W)

**I2S\_TX\_BITS\_MOD** Configures the valid data bit length of I2S TX channel.

- 7: All the valid channel data is in 8-bit mode
- 15: All the valid channel data is in 16-bit mode
- 23: All the valid channel data is in 24-bit mode
- 31: All the valid channel data is in 32-bit mode
- Other values are invalid.

(R/W)

**I2S\_TX\_HALF\_SAMPLE\_BITS** Configures I2S TX sample bits. BCK cycles in one WS period = I2S\_TX\_HALF\_SAMPLE\_BITS x 2. (R/W)

**I2S\_TX\_TDM\_CHAN\_BITS** Configures TX bit number for each channel in TDM mode. Bit number expected = I2S\_TX\_TDM\_CHAN\_BITS + 1. (R/W)

**I2S\_TX\_MSB\_SHIFT** Configures the timing between WS signal and the MSB of data.

- 0: Align at rising edge
- 1: WS signal changes one BCK clock earlier

(R/W)

**I2S\_TX\_BCK\_NO\_DLY** Configures whether BCK is delayed to generate rising/falling edge in master mode.

- 0: Delayed
- 1: Not delayed

(R/W)





Register 28.14. I2S\_RX\_TIMING\_REG (0x0058)

(reserved)		I2S_RX_BCK_IN_DM		(reserved)		I2S_RX_WS_IN_DM		(reserved)		I2S_RX_BCK_OUT_DM		(reserved)		I2S_RX_WS_OUT_DM		(reserved)		I2S_RX_SD_IN_DM					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15			2	1	0		
0	0	0x0	0	0	0x0	0	0	0x0	0	0	0x0	0	0	0x0	0	0	0	0	0	0	0	0	0x0

Reset

**I2S\_RX\_SD\_IN\_DM** Configures the delay mode of I2S RX SD input signal.

- 0: Bypass
  - 1: Delay by rising edge
  - 2: Delay by falling edge
  - 3: Not used
- (R/W)

**I2S\_RX\_WS\_OUT\_DM** Configures the delay mode of I2S RX WS output signal. For detailed configuration values, please refer to [I2S\\_RX\\_SD\\_IN\\_DM](#). (R/W)

**I2S\_RX\_BCK\_OUT\_DM** Configures the delay mode of I2S RX BCK output signal. For detailed configuration values, please refer to [I2S\\_RX\\_SD\\_IN\\_DM](#). (R/W)

**I2S\_RX\_WS\_IN\_DM** Configures the delay mode of I2S RX WS input signal. For detailed configuration values, please refer to [I2S\\_RX\\_SD\\_IN\\_DM](#). (R/W)

**I2S\_RX\_BCK\_IN\_DM** Configures the delay mode of I2S RX BCK input signal. For detailed configuration values, please refer to [I2S\\_RX\\_SD\\_IN\\_DM](#). (R/W)



**Register 28.16. I2S\_LC\_HUNG\_CONF\_REG (0x0060)**

(reserved)												I2S_LC_FIFO_TIMEOUT_ENA		I2S_LC_FIFO_TIMEOUT_SHIFT		I2S_LC_FIFO_TIMEOUT	
31											12	11	10	8	7	0	
0 0												1	0	0x10		Reset	

**I2S\_LC\_FIFO\_TIMEOUT** Configures FIFO timeout threshold. **I2S\_TX\_HUNG\_INT** or **I2S\_RX\_HUNG\_INT** interrupt will be triggered when FIFO hung counter is equal to this value. (R/W)

**I2S\_LC\_FIFO\_TIMEOUT\_SHIFT** Configures tick counter threshold. The tick counter is reset when counter value  $\geq 88000/2^{I2S\_LC\_FIFO\_TIMEOUT\_SHIFT}$ . (R/W)

**I2S\_LC\_FIFO\_TIMEOUT\_ENA** Configures whether to enable FIFO timeout.  
 0: Disable  
 1: Enable  
 (R/W)

**Register 28.17. I2S\_CONF\_SIGLE\_DATA\_REG (0x0068)**

I2S_SINGLE_DATA																																
31																															0	
0																																Reset


**I2S\_SINGLE\_DATA** Configures constant channel data to be sent out. (R/W)

**Register 28.18. I2S\_STATE\_REG (0x006C)**

(reserved)																														I2S_TX_IDLE	
31																														1	0
0 0																														1	Reset

**I2S\_TX\_IDLE** Represents the TX unit state.  
 0: I2S TX unit is working  
 1: I2S TX unit is in idle state  
 (RO)


**Register 28.19. I2S\_ETM\_CONF\_REG (0x0070)**



**I2S\_ETM\_TX\_SEND\_WORD\_NUM** Configures the threshold of triggering ETM I2S\_TX\_X\_WORDS\_SENT event. When sending word number of I2S\_ETM\_TX\_SEND\_WORD\_NUM [9:0], I2S will trigger the corresponding ETM event. (R/W)

**I2S\_ETM\_RX\_RECEIVE\_WORD\_NUM** Configures the threshold of triggering ETM I2S\_RX\_X\_WORDS\_RECEIVED event. When receiving word number of I2S\_ETM\_RX\_RECEIVE\_WORD\_NUM [9:0], I2S will trigger the corresponding ETM event. (R/W)

**Register 28.20. I2S\_DATE\_REG (0x0080)**



**I2S\_DATE** Version control register. (R/W)

## 29 Pulse Count Controller (PCNT)

The pulse count controller (PCNT) is designed to count input pulses. It can increment or decrement a pulse counter value by keeping track of rising (positive) or falling (negative) edges of the input pulse signal. The PCNT has four independent pulse counters called units, which have their groups of registers. There is only one clock in PCNT, which is APB\_CLK. In this chapter,  $n$  denotes the number of a unit from 0 ~ 3.

Each unit includes two channels (ch0 and ch1) which can independently increment or decrement its pulse counter value. The remainder of the chapter will mostly focus on channel 0 (ch0) as the functionality of the two channels is identical.

As shown in Figure 29-1, each channel has two input signals:

1. One input pulse signal (e.g. sig\_ch0\_wn, the input pulse signal for ch0 of unit  $n$  ch0)
2. One control signal (e.g. ctrl\_ch0\_wn, the control signal for ch0 of unit  $n$  ch0)




Figure 29-1. PCNT Block Diagram

### 29.1 Features

A PCNT has the following features:

- Four independent pulse counters (units) that count from 1 to 65535
- Each unit consists of two independent channels sharing one pulse counter
- All channels have input pulse signals (e.g. sig\_ch0\_wn) with their corresponding control signals (e.g. ctrl\_ch0\_wn)
- Independently filter glitches of input pulse signals (sig\_ch0\_wn and sig\_ch1\_wn) and control signals (ctrl\_ch0\_wn and ctrl\_ch1\_wn) on each unit
- Each channel has the following parameters:
  1. Selection between counting on positive or negative edges of the input pulse signal

## 2. Configuration to Increment, Decrement, or Disable counter mode for control signal's high and low states

- Maximum frequency of pulses:  $\frac{f_{APB\_CLK}}{2}$

## 29.2 Functional Description




Figure 29-2. PCNT Unit Architecture

Figure 29-2 shows PCNT's architecture. As stated above, `ctrl_ch0_un` is the control signal for ch0 of unit  $n$ . Its high and low states can be assigned different counter modes and used for pulse counting of the channel's input pulse signal `sig_ch0_un` on negative or positive edges. The available counter modes are as follows:

- Increment mode: When a channel detects an active edge of `sig_ch0_un` (can be configured by software), the counter value `pulse_cnt` increases by 1. Upon reaching `PCNT_CNT_H_LIM_Un`, `pulse_cnt` is cleared. If the channel's counter mode is changed or if `PCNT_CNT_PAUSE_Un` is set before `pulse_cnt` reaches `PCNT_CNT_H_LIM_Un`, then `pulse_cnt` freezes and its counter mode changes.
- Decrement mode: When a channel detects an active edge of `sig_ch0_un` (can be configured by software), the counter value `pulse_cnt` decreases by 1. Upon reaching `PCNT_CNT_L_LIM_Un`, `pulse_cnt` is cleared. If the channel's counter mode is changed or if `PCNT_CNT_PAUSE_Un` is set before `pulse_cnt` reaches `PCNT_CNT_L_LIM_Un`, then `pulse_cnt` freezes and its counter mode changes.
- Disable mode: Counting is disabled, and the counter value `pulse_cnt` freezes.

Table 29-1 to Table 29-4 provide information on how to configure the counter mode for channel 0.

**Table 29-1. Counter Mode. Positive Edge of Input Pulse Signal. Control Signal in Low State**

PCNT_CH0_POS_MODE_U <sub>n</sub>	PCNT_CH0_LCTRL_MODE_U <sub>n</sub>	Counter Mode
1	0	Increment
	1	Decrement
	Others	Disable
2	0	Decrement
	1	Increment
	Others	Disable
Others	N/A	Disable

**Table 29-2. Counter Mode. Positive Edge of Input Pulse Signal. Control Signal in High State**

PCNT_CH0_POS_MODE_U <sub>n</sub>	PCNT_CH0_HCTRL_MODE_U <sub>n</sub>	Counter Mode
1	0	Increment
	1	Decrement
	Others	Disable
2	0	Decrement
	1	Increment
	Others	Disable
Others	N/A	Disable

**Table 29-3. Counter Mode. Negative Edge of Input Pulse Signal. Control Signal in Low State**

PCNT_CH0_NEG_MODE_U <sub>n</sub>	PCNT_CH0_LCTRL_MODE_U <sub>n</sub>	Counter Mode
1	0	Increment
	1	Decrement
	Others	Disable
2	0	Decrement
	1	Increment
	Others	Disable
Others	N/A	Disable

**Table 29-4. Counter Mode. Negative Edge of Input Pulse Signal. Control Signal in High State**

PCNT_CH0_NEG_MODE_U <sub>n</sub>	PCNT_CH0_HCTRL_MODE_U <sub>n</sub>	Counter Mode
1	0	Increment
	1	Decrement
	Others	Disable
2	0	Decrement
	1	Increment
	Others	Disable
Others	N/A	Disable

Each unit has one filter for all its control and input pulse signals. A filter can be enabled with the bit `PCNT_FILTER_EN_Un`. The filter monitors the signals and ignores all the noise, i.e. the glitches with pulse widths shorter than `PCNT_FILTER_THRES_Un` APB clock cycles in length.

As shown on Figure 29-2, each unit has two channels which process different input pulse signals and increase or decrease values via their respective inc\_dec modules, then the two channels send these values to the adder module which has a 16-bit wide signed register. This adder can be suspended by setting `PCNT_CNT_PAUSE_Un`, and cleared by setting `PCNT_PULSE_CNT_RST_Un`.

The PCNT has five watchpoints that share one interrupt. The interrupt can be enabled or disabled by interrupt enable signals of each individual watchpoint.

- Maximum count value: When `pulse_cnt` reaches `PCNT_CNT_H_LIM_Un`, a high limit interrupt is triggered and `PCNT_CNT_THR_H_LIM_LAT_Un` is high.
- Minimum count value: When `pulse_cnt` reaches `PCNT_CNT_L_LIM_Un`, a low limit interrupt is triggered and `PCNT_CNT_THR_L_LIM_LAT_Un` is high.
- Two threshold values: When `pulse_cnt` equals either `PCNT_CNT_THRES0_Un` or `PCNT_CNT_THRES1_Un`, an interrupt is triggered and either `PCNT_CNT_THR_THRES0_LAT_Un` or `PCNT_CNT_THR_THRES1_LAT_Un` is high respectively.
- Zero: When `pulse_cnt` is 0, an interrupt is triggered and `PCNT_CNT_THR_ZERO_LAT_Un` is valid.

If `PCNT_CNT_H_LIM_Un` and/or `PCNT_CNT_L_LIM_Un` are reconfigured by software when PCNT is working, the new configuration will take effect after `pulse_cnt` counts to any of the above five watchpoints; If `PCNT_CNT_THRES0_Un` and/or `PCNT_CNT_THRES1_Un` are reconfigured by software, the new configuration will take effect immediately.

## 29.3 Applications

In each unit, channel 0 and channel 1 can be configured to work independently or together. The three subsections below provide details of channel 0 incrementing independently, channel 0 decrementing independently, and channel 0 and channel 1 incrementing together. For other working modes not elaborated in this section (e.g. channel 1 incrementing/decrementing independently, or one channel incrementing while the other decrementing), reference can be made to these three subsections.

### 29.3.1 Channel 0 Incrementing Independently




Figure 29-3. Channel 0 Up Counting Diagram



Figure 29-3 illustrates how channel 0 is configured to increment independently on the positive edge of `sig_ch0_un` while channel 1 is disabled (see subsection 29.2 for how to disable channel 1). The configuration of channel 0 is shown below.

- `PCNT_CH0_LCTRL_MODE_Un=0`: When `ctrl_ch0_un` is low, the counter mode specified for the low state turns on, in this case it is Increment mode.
- `PCNT_CH0_HCTRL_MODE_Un=2`: When `ctrl_ch0_un` is high, the counter mode specified for the low state turns on, in this case it is Disable mode.
- `PCNT_CH0_POS_MODE_Un=1`: The counter increments on the positive edge of `sig_ch0_un`.
- `PCNT_CH0_NEG_MODE_Un=0`: The counter idles on the negative edge of `sig_ch0_un`.
- `PCNT_CNT_H_LIM_Un=5`: When `pulse_cnt` counts up to `PCNT_CNT_H_LIM_Un`, it is cleared.

### 29.3.2 Channel 0 Decrementing Independently




Figure 29-4. Channel 0 Down Counting Diagram

Figure 29-4 illustrates how channel 0 is configured to decrement independently on the positive edge of `sig_ch0_un` while channel 1 is disabled. The configuration of channel 0 in this case differs from that in Figure 29-3 in the following aspects:

- `PCNT_CH0_POS_MODE_Un=2`: the counter decrements on the positive edge of `sig_ch0_un`.
- `PCNT_CNT_L_LIM_Un=-5`: when `pulse_cnt` counts down to `PCNT_CNT_L_LIM_Un`, it is cleared.

### 29.3.3 Channel 0 and Channel 1 Incrementing Together




Figure 29-5. Two Channels Up Counting Diagram

Figure 29-5 illustrates how channel 0 and channel 1 are configured to increment on the positive edge of `sig_ch0_un` and `sig_ch1_un` respectively at the same time. It can be seen in Figure 29-5 that control signal `ctrl_ch0_un` and `ctrl_ch1_un` have the same waveform, so as input pulse signal `sig_ch0_un` and `sig_ch1_un`. The configuration procedure is shown below.

- For channel 0:
  - `PCNT_CH0_LCTRL_MODE_Un=0`: When `ctrl_ch0_un` is low, the counter mode specified for the low state turns on, in this case it is Increment mode.
  - `PCNT_CH0_HCTRL_MODE_Un=2`: When `ctrl_ch0_un` is high, the counter mode specified for the low state turns on, in this case it is Disable mode.
  - `PCNT_CH0_POS_MODE_Un=1`: The counter increments on the positive edge of `sig_ch0_un`.
  - `PCNT_CH0_NEG_MODE_Un=0`: The counter idles on the negative edge of `sig_ch0_un`.
- For channel 1:
  - `PCNT_CH1_LCTRL_MODE_Un=0`: When `ctrl_ch1_un` is low, the counter mode specified for the low state turns on, in this case it is Increment mode.
  - `PCNT_CH1_HCTRL_MODE_Un=2`: When `ctrl_ch1_un` is high, the counter mode specified for the low state turns on, in this case it is Disable mode.
  - `PCNT_CH1_POS_MODE_Un=1`: The counter increments on the positive edge of `sig_ch1_un`.
  - `PCNT_CH1_NEG_MODE_Un=0`: The counter idles on the negative edge of `sig_ch1_un`.
- `PCNT_CNT_H_LIM_Un=10`: When `pulse_cnt` counts up to `PCNT_CNT_H_LIM_Un`, it is cleared.

## 29.4 Register Summary

The addresses in this section are relative to **Pulse Count Controller** base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Configuration Register</b>			
<a href="#">PCNT_U0_CONF0_REG</a>	Configuration register 0 for unit 0	0x0000	R/W
<a href="#">PCNT_U0_CONF1_REG</a>	Configuration register 1 for unit 0	0x0004	R/W
<a href="#">PCNT_U0_CONF2_REG</a>	Configuration register 2 for unit 0	0x0008	R/W
<a href="#">PCNT_U1_CONF0_REG</a>	Configuration register 0 for unit 1	0x000C	R/W
<a href="#">PCNT_U1_CONF1_REG</a>	Configuration register 1 for unit 1	0x0010	R/W
<a href="#">PCNT_U1_CONF2_REG</a>	Configuration register 2 for unit 1	0x0014	R/W
<a href="#">PCNT_U2_CONF0_REG</a>	Configuration register 0 for unit 2	0x0018	R/W
<a href="#">PCNT_U2_CONF1_REG</a>	Configuration register 1 for unit 2	0x001C	R/W
<a href="#">PCNT_U2_CONF2_REG</a>	Configuration register 2 for unit 2	0x0020	R/W
<a href="#">PCNT_U3_CONF0_REG</a>	Configuration register 0 for unit 3	0x0024	R/W
<a href="#">PCNT_U3_CONF1_REG</a>	Configuration register 1 for unit 3	0x0028	R/W
<a href="#">PCNT_U3_CONF2_REG</a>	Configuration register 2 for unit 3	0x002C	R/W
<a href="#">PCNT_CTRL_REG</a>	Control register for all counters	0x0060	R/W
<b>Status Register</b>			
<a href="#">PCNT_U0_CNT_REG</a>	Counter value for unit 0	0x0030	RO
<a href="#">PCNT_U1_CNT_REG</a>	Counter value for unit 1	0x0034	RO
<a href="#">PCNT_U2_CNT_REG</a>	Counter value for unit 2	0x0038	RO
<a href="#">PCNT_U3_CNT_REG</a>	Counter value for unit 3	0x003C	RO
<a href="#">PCNT_U0_STATUS_REG</a>	PNCT UNIT0 status register	0x0050	RO
<a href="#">PCNT_U1_STATUS_REG</a>	PNCT UNIT1 status register	0x0054	RO
<a href="#">PCNT_U2_STATUS_REG</a>	PNCT UNIT2 status register	0x0058	RO
<a href="#">PCNT_U3_STATUS_REG</a>	PNCT UNIT3 status register	0x005C	RO
<b>Interrupt Register</b>			
<a href="#">PCNT_INT_RAW_REG</a>	Interrupt raw status register	0x0040	RO
<a href="#">PCNT_INT_ST_REG</a>	Interrupt status register	0x0044	RO
<a href="#">PCNT_INT_ENA_REG</a>	Interrupt enable register	0x0048	R/W
<a href="#">PCNT_INT_CLR_REG</a>	Interrupt clear register	0x004C	WO
<b>Version Register</b>			
<a href="#">PCNT_DATE_REG</a>	PCNT version control register	0x00FC	R/W

## 29.5 Registers

The addresses in this section are relative to **Pulse Count Controller** base address provided in Table 4-2 in Chapter 4 *System and Memory*.

Register 29.1. PCNT\_U<sub>n</sub>\_CONF0\_REG (*n*: 0-3) (0x0000+0xC\**n*)

PCNT_CH1_CTRL_MODE_U0		PCNT_CH1_HCTRL_MODE_U0		PCNT_CH1_POS_MODE_U0		PCNT_CH1_NEG_MODE_U0		PCNT_CH0_CTRL_MODE_U0		PCNT_CH0_HCTRL_MODE_U0		PCNT_CH0_POS_MODE_U0		PCNT_CH0_NEG_MODE_U0		PCNT_THR_THRES1_EN_U0		PCNT_THR_THRES0_EN_U0		PCNT_THR_L_LIM_EN_U0		PCNT_THR_H_LIM_EN_U0		PCNT_THR_ZERO_EN_U0		PCNT_FILTER_THRES_U0		PCNT_FILTER_THRES_U0	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9						0	
0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0	0	1	1	1	1	0x10					Reset				

**PCNT\_FILTER\_THRES\_U<sub>n</sub>** Configures the maximum threshold for the filter. Any pulses with width less than this will be ignored when the filter is enabled.

Measurement unit: APB\_CLK cycles.

(R/W)

**PCNT\_FILTER\_EN\_U<sub>n</sub>** This is the enable bit for unit *n*'s input filter. (R/W)

**PCNT\_THR\_ZERO\_EN\_U<sub>n</sub>** This is the enable bit for unit *n*'s zero comparator. (R/W)

**PCNT\_THR\_H\_LIM\_EN\_U<sub>n</sub>** This is the enable bit for unit *n*'s thr\_h\_lim comparator. Configures it to enable the high limit interrupt.(R/W)

**PCNT\_THR\_L\_LIM\_EN\_U<sub>n</sub>** This is the enable bit for unit *n*'s thr\_l\_lim comparator. Configures it to enable the low limit interrupt.(R/W)

**PCNT\_THR\_THRES0\_EN\_U<sub>n</sub>** This is the enable bit for unit *n*'s thres0 comparator. (R/W)

**PCNT\_THR\_THRES1\_EN\_U<sub>n</sub>** This is the enable bit for unit *n*'s thres1 comparator. (R/W)

**PCNT\_CH0\_NEG\_MODE\_U<sub>n</sub>** Configures the behavior when the signal input of channel 0 detects a negative edge.

- 1: Increment the counter
- 2: Decrement the counter
- 0, 3: No effect

(R/W)

**PCNT\_CH0\_POS\_MODE\_U<sub>n</sub>** Configures the behavior when the signal input of channel 0 detects a positive edge.

- 1: Increment the counter
- 2: Decrement the counter
- 0, 3: No effect

(R/W)

**PCNT\_CH0\_HCTRL\_MODE\_U<sub>n</sub>** Configures how the CH<sub>*n*</sub>\_POS\_MODE/CH<sub>*n*</sub>\_NEG\_MODE settings will be modified when the control signal is high.

- 0: No modification
- 1: Invert behavior (increase -> decrease, decrease -> increase)
- 2, 3: Inhibit counter modification

(R/W)

Continued on the next page...

**Register 29.1. PCNT\_U $n$ \_CONF0\_REG ( $n$ : 0-3) (0x0000+0xC\* $n$ )**

Continued from the previous page...

**PCNT\_CH0\_LCTRL\_MODE\_U $n$**  Configures how the CH $n$ \_POS\_MODE/CH $n$ \_NEG\_MODE settings will be modified when the control signal is low.

- 0: No modification
  - 1: Invert behavior (increase -> decrease, decrease -> increase)
  - 2, 3: Inhibit counter modification
- (R/W)

**PCNT\_CH1\_NEG\_MODE\_U $n$**  Configures the behavior when the signal input of channel 1 detects a negative edge.

- 1: Increment the counter
  - 2: Decrement the counter
  - 0, 3: No effect
- (R/W)

**PCNT\_CH1\_POS\_MODE\_U $n$**  Configures the behavior when the signal input of channel 1 detects a positive edge.


- 1: Increment the counter
  - 2: Decrement the counter
  - 0, 3: No effect
- (R/W)

**PCNT\_CH1\_HCTRL\_MODE\_U $n$**  Configures how the CH $n$ \_POS\_MODE/CH $n$ \_NEG\_MODE settings will be modified when the control signal is high.

- 0: No modification
  - 1: Invert behavior (increase -> decrease, decrease -> increase)
  - 2, 3: Inhibit counter modification
- (R/W)


**PCNT\_CH1\_LCTRL\_MODE\_U $n$**  Configures how the CH $n$ \_POS\_MODE/CH $n$ \_NEG\_MODE settings will be modified when the control signal is low.

- 0: No modification
  - 1: Invert behavior (increase -> decrease, decrease -> increase)
  - 2, 3: Inhibit counter modification
- (R/W)

**Register 29.2. PCNT\_UN\_CONF1\_REG ( $n$ : 0-3) (0x0004+0xC\*n)**

**PCNT\_CNT\_THRES0\_UN** Configures the thres0 value for unit  $n$ . (R/W)

**PCNT\_CNT\_THRES1\_UN** Configures the thres1 value for unit  $n$ . (R/W)

**Register 29.3. PCNT\_UN\_CONF2\_REG ( $n$ : 0-3) (0x0008+0xC\*n)**

**PCNT\_CNT\_H\_LIM\_UN** Configures the thr\_h\_lim value for unit  $n$ . When pulse\_cnt reaches this value, the counter will be cleared to 0. (R/W)


**PCNT\_CNT\_L\_LIM\_UN** Configures the thr\_l\_lim value for unit  $n$ . When pulse\_cnt reaches this value, the counter will be cleared to 0.(R/W)








**Register 29.7. PCNT\_INT\_RAW\_REG (0x0040)**




**PCNT\_CNT\_THR\_EVENT\_U<sub>n</sub>\_INT\_RAW** The raw interrupt status of the PCNT\_CNT\_THR\_EVENT\_U<sub>n</sub>\_INT interrupt. (RO)

**Register 29.8. PCNT\_INT\_ST\_REG (0x0044)**



**PCNT\_CNT\_THR\_EVENT\_U<sub>n</sub>\_INT\_ST** The masked interrupt status of the PCNT\_CNT\_THR\_EVENT\_U<sub>n</sub>\_INT interrupt. (RO)

**Register 29.9. PCNT\_INT\_ENA\_REG (0x0048)**



**PCNT\_CNT\_THR\_EVENT\_U<sub>n</sub>\_INT\_ENA** Write 1 to enable the PCNT\_CNT\_THR\_EVENT\_U<sub>n</sub>\_INT interrupt. (R/W)



## 30 USB Serial/JTAG Controller (USB\_SERIAL\_JTAG)

ESP32-C6 contains a USB Serial/JTAG Controller. This unit can be used to program the SoC's flash, read program output, as well as attach a debugger to the running program. All of these are possible for any computer with a USB host (hereafter referred to as 'host') without any active external components.

### 30.1 Overview


While programming and debugging an ESP32-C6 project using the UART and JTAG functionality is certainly possible, it has a few downsides. First of all, both UART and JTAG take up IO pins and as such, fewer pins are left usable for controlling external signals in software. Additionally, an external chip or adapter is needed for both UART and JTAG to interface with a host computer, which means it will be necessary to integrate these two functionalities in the form of external chips or debugging adapters.

In order to alleviate these issues, ESP32-C6 provides a USB Serial/JTAG Controller, which integrates the functionality of both a USB-to-serial converter as well as a USB-to-JTAG adapter. As this device directly interfaces with an external USB host using only the two data lines required by USB 2.0, only two pins are required to be dedicated to this functionality for debugging ESP32-C6.

### 30.2 Features

The USB Serial/JTAG controller has the following features:

- USB Full-speed device; Hardwired for CDC-ACM (Communication Device Class - Abstract Control Model) and JTAG adapter functionality
- CDC-ACM:
  - Integrates CDC-ACM adherent serial port emulation (plug-and-play on most modern OSes)
  - Supports host controllable chip reset and entry into download mode
- JTAG adapter functionality:
  - Allows fast communication with CPU debugging core using a compact representation of JTAG instructions
- Two OUT Endpoints and three IN Endpoints in addition to Control Endpoint 0; Up to 64-byte data payload size
- Internal PHY: very few or no external components needed to connect to a host computer



**Figure 30-1. USB Serial/JTAG High Level Diagram**

As shown in Figure 30-1, the USB Serial/JTAG controller consists of a USB PHY, a USB device interface, a JTAG command processor, a response capture unit, and the CDC-ACM registers. The PHY and device interface are clocked from a 48 MHz clock derived from the baseband PLL (BBPLL); the software-accessible side of the CDC-ACM block is clocked from APB\_CLK. The JTAG command processor is connected to the JTAG debugging unit of the main processor; the CDC-ACM registers are connected to the APB bus and as such can be read from and written to by software running on the main CPU.

Note that while the USB Serial/JTAG device supports USB 2.0 standard, it only supports Full-speed (12 Mbps) mode but not other modes that the USB 2.0 standard introduced, e.g., the High-speed (480 Mbps) mode.

Figure 30-2 shows the internal details of the USB Serial/JTAG controller on the USB side. The USB Serial/JTAG controller consists of a USB 2.0 Full-speed device. It contains a control endpoint, a dummy interrupt endpoint, two bulk input endpoints, and two bulk output endpoints. Together, these form a USB composite device, which consists of a CDC-ACM USB class device as well as a vendor-specific device implementing the JTAG interface. On the SoC side, the JTAG interface is directly connected to the RISC-V CPU's debugging interface, allowing debugging of programs running on that core. Meanwhile, the CDC-ACM device is exposed as a set of registers, allowing a program on the CPU to read and write from it. Additionally, the ROM startup code of the SoC contains code that allows the user to reprogram attached flash memory using this interface.




Figure 30-2. USB Serial/JTAG Block Diagram

### 30.3 Functional Description

The USB Serial/JTAG controller interfaces with a USB host processor on one side, and with the CPU debugging hardware as well as the software that communicates through the CDC-ACM port on the other side.

#### 30.3.1 CDC-ACM USB Interface Functional Description

The CDC-ACM interface adheres to the standard USB CDC-ACM class for serial port emulation. It contains a dummy interrupt endpoint (which will never send any events, as they are not implemented nor needed) and a Bulk IN as well as a Bulk OUT endpoint for the host's received and sent serial data respectively. These endpoints can handle 64-byte packets at a time, allowing high throughput. As CDC-ACM is a standard USB device class, a host generally can function without any special installation procedures. That is to say, when the USB debugging device is properly connected to a host, the operating system should show a new serial port moments later.

The CDC-ACM interface accepts the following standard CDC-ACM control requests:

Table 30-1. Standard CDC-ACM Control Requests

Command	Action
SEND_BREAK	Accepted but ignored (dummy)
SET_LINE_CODING	Accepted, value sent is readable in software
GET_LINE_CODING	By default, returns 9600 baud, no parity, 8 databits, 1 stopbit (Can be changed through software)
SET_CONTROL_LINE_STATE	Set the state of the RTS/DTR lines. See Table 30-2

Aside from general-purpose communication, the CDC-ACM interface can also be used to reset ESP32-C6 and optionally make it enter download mode to flash new firmware. This can be realized by setting the RTS and DTR lines on the virtual serial port.

**Table 30-2. CDC-ACM Settings with RTS and DTR**

RTS	DTR	Action
0	0	Clear download mode flag
0	1	Set download mode flag
1	0	Reset ESP32-C6
1	1	No action

Note that if the download mode flag is set when ESP32-C6 is reset, ESP32-C6 will reboot into download mode. When this flag is cleared and the chip is reset, ESP32-C6 will boot from flash. For specific sequences, please refer to Section 30.4. All these functions can also be disabled by programming various eFuses. Please refer to Chapter 5 *eFuse Controller* for more details.

### 30.3.2 CDC-ACM Firmware Interface Functional Description

The CPU can interact with the USB Serial/JTAG controller as the module is connected to the internal APB bus of ESP32-C6. This is mainly used to read and write data from and to the virtual serial port on the attached host.

USB CDC-ACM serial data is sent to and received from the host in packets of 0 to 64 bytes in size. When enough CDC-ACM data has accumulated in the host, the host sends a packet to the CDC-ACM receive endpoint, and the USB Serial/JTAG controller accepts this packet if it has a free buffer. Conversely, the host checks periodically if the USB Serial/JTAG controller has a packet ready to be sent to the host, and if so, receives this packet.

Firmware can get notified of new data from the host in one of the following two ways. First of all, the [USB\\_SERIAL\\_JTAG\\_SERIAL\\_OUT\\_EP\\_DATA\\_AVAIL](#) bit will remain set as long as there still is unread host data in the buffer. Secondly, the availability of data will trigger the [USB\\_SERIAL\\_JTAG\\_SERIAL\\_OUT\\_RECV\\_PKT\\_INT](#) interrupt. When data is available, it can be read by firmware through repeatedly reading bytes from [USB\\_SERIAL\\_JTAG\\_EP1\\_REG](#). The amount of bytes to read can be determined by checking the [USB\\_SERIAL\\_JTAG\\_SERIAL\\_OUT\\_EP\\_DATA\\_AVAIL](#) bit after reading each byte to see if there is more data to read. After all data is read, the USB debugging device is automatically readied to receive a new data packet from the host.

When the firmware has data to send, it can put the data in the send buffer and trigger a flush to allow the host to receive the data in a USB packet. In order to do so, there needs to be space available in the send buffer.

Firmware can check this by reading [USB\\_REG\\_SERIAL\\_IN\\_EP\\_DATA\\_FREE](#). A 1 in this register field indicates there is still free room in the buffer, and firmware can fill the buffer by writing bytes to the [USB\\_SERIAL\\_JTAG\\_EP1\\_REG](#) register. Writing the buffer does not immediately trigger sending data to the host until the buffer is flushed. After the flush, the entire buffer will be ready to be received by the USB host at once. A flush can be triggered in two ways: 1) after the 64th byte is written to the buffer, the USB hardware will automatically flush the buffer to the host; or 2) firmware can trigger a flush by writing 1 to [USB\\_REG\\_SERIAL\\_WR\\_DONE](#).

Regardless of how a flush is triggered, the send buffer will be unavailable for firmware to write into until it has been fully read by the host. As soon as the send buffer has been fully read, the [USB\\_SERIAL\\_JTAG\\_SERIAL\\_IN\\_EMPTY\\_INT](#) interrupt will be triggered, indicating that the send buffer can receive another 64 bytes.

It is possible to handle some out-of-band serial requests in software, specifically, the host setting DTR and RTS

and changing the line state. If the CDC-ACM interface receives a SET\_LINE\_CODING request, the peripheral can be configured to trigger a `USB_SERIAL_JTAG_SET_LINE_CODE_INT` interrupt, at which point the line coding can be read from the `USB_SERIAL_JTAG_SET_LINE_CODE_W0_REG` register. Similarly, SET\_CONTROL\_LINE\_STATE requests will trigger `USB_SERIAL_JTAG_RTS_CHG_INT` and `USB_SERIAL_JTAG_DTR_CHG_INT` interrupts if they change the state of these lines. Software can then read the specific state through the `USB_SERIAL_JTAG_RTS` and `USB_SERIAL_JTAG_DTR` bits. Note that as described earlier, certain RTS/DTR sequences lead to hardware reset of ESP32-C6. Software can disable hardware recognition of these DTR/RTS sequences by setting the `USB_SERIAL_JTAG_USB_UART_CHIP_RST_DIS` bit, allowing software to interpret these signals freely.

Finally, the host can read the current line state using GET\_LINE\_CODING. This event sends back the data in the `USB_SERIAL_JTAG_GET_LINE_CODE_W0_REG` register and triggers a `USB_SERIAL_JTAG_GET_LINE_CODE_INT` interrupt.

### 30.3.3 USB-to-JTAG Interface: JTAG Command Processor

The USB-to-JTAG interface uses a vendor-specific class for its implementation. It consists of two endpoints, one to receive commands and another to send responses. Additionally, some less time-sensitive commands can be given as control requests.

Commands from the host to the JTAG interface are interpreted by the JTAG command processor. Internally, the JTAG command processor implements a full four-wire JTAG bus, consisting of the TCK, TMS and TDI output lines to the RISC-V CPU, as well as the TDO line signalling back from the CPU to the JTAG response capture unit. These signals adhere to the IEEE 1149.1 JTAG standards. Additionally, there is an SRST line to reset ESP32-C6.

Optionally, software can set `USB_SERIAL_JTAG_USB_JTAG_BRIDGE_EN` in order to redirect these signals to the GPIO matrix instead, where they can be routed to IO pads on ESP32-C6. This also allows external devices to be debugged via the USB Serial/JTAG peripheral.

The JTAG command processor parses each received nibble (4-bit value) as a command. As USB data is received in 8-bit bytes, this means each byte contains two commands. The USB command processor will execute high-nibble first and low-nibble second. The commands are used to control the TCK, TMS, TDI, and SRST lines of the internal JTAG bus, as well as to signal the JTAG response capture unit the state of the TDO line (which is driven by the CPU debugging logic) that needs to be captured.

In the internal JTAG bus, TCK, TMS, TDI, and TDO are connected directly to the JTAG debugging logic of the RISC-V CPU. SRST is connected to the reset logic of the digital circuitry in ESP32-C6 and a high level on this line will cause a digital system reset. Note that the USB Serial/JTAG controller itself is not affected by SRST.

A nibble can contain the following commands:

**Table 30-3. Commands of a Nibble**

bit	3	2	1	0
CMD_CLK	0	cap	tms	tdi
CMD_RST	1	0	0	srst
CMD_FLUSH	1	0	1	0
CMD_RSV	1	0	1	1
CMD_REP	1	1	R1	R0



- CMD\_CLK will set the TDI and TMS as the indicated values and emit one clock pulse on TCK. If the CAP bit is 1, it will instruct the JTAG response capture unit to capture the state of the TDO line. This instruction forms the basis of JTAG communication.
- CMD\_RST will set the state of the SRST line as the indicated value. This can be used to reset ESP32-C6.
- CMD\_FLUSH will instruct the JTAG response capture unit to flush the buffer of all bits it collected so the host is able to read them. Note that in some cases, a JTAG transaction will end in an odd number of commands and as such an odd number of nibbles. In this case, it is allowed to repeat the CMD\_FLUSH command to get an even number of nibbles fitting an integer number of bytes.
- CMD\_RSV is reserved in the current implementation. This command will be ignored when received by ESP32-C6.
- CMD\_REP repeats the last (non-CMD\_REP) command for a certain number of times. The purpose is to compress command streams which repeat the CMD\_CLK instruction for multiple times. A command such as CMD\_CLK can be followed by multiple CMD\_REP commands. The number of repetitions done by one CMD\_REP can be expressed as  $repetition\_count = (R1 \times 2 + R0) \times (4^{cmd\_rep\_count})$ , where  $cmd\_rep\_count$  indicates the number of the CMD\_REP instruction that went directly before it. Note that the CMD\_REP command is only intended to repeat a CMD\_CLK command. Specifically, using it on a CMD\_FLUSH command may lead to an unresponsive USB device, and a USB reset will be required to recover it.

### 30.3.4 USB-to-JTAG Interface: CMD\_REP Usage Example

Here is a list of commands as an illustration of the usage of CMD\_REP. Note that each command is a nibble, and in this example, the bitwise command stream would be 0x0D 0x5E 0xCF.

1. 0x0 (CMD\_CLK: cap=0, tdi=0, tms=0)
2. 0xD (CMD\_REP: R1=0, R0=1)
3. 0x5 (CMD\_CLK: cap=1, tdi=0, tms=1)
4. 0xE (CMD\_REP: R1=1, R0=0)
5. 0xC (CMD\_REP: R1=0, R0=0)
6. 0xF (CMD\_REP: R1=1, R0=1)

The following shows what happens at every step:

1. TCK is clocked with the TDI and TMS lines set to 0. No data is captured.
2. TCK is clocked another  $(0 \times 2 + 1) \times (4^0) = 1$  time with the same settings as step 1.
3. TCK is clocked with the TDI line set to 0 and TMS set to 1. Data on the TDO line is captured.
4. TCK is clocked another  $(1 \times 2 + 0) \times (4^0) = 2$  times with the same settings as step 3.
5. Nothing happens:  $(0 \times 2 + 0) \times (4^1) = 0$ . Note that this increases  $cmd\_rep\_count$  in the next step.
6. TCK is clocked another  $(1 \times 2 + 1) \times (4^2) = 48$  times with the same settings as step 3.

In other words, this example stream has the same net effect as that of executing command 1 twice, then repeating command 3 for 51 times.

### 30.3.5 USB-to-JTAG Interface: Response Capture Unit

The response capture unit reads the TDO line of the internal JTAG bus and captures its value when the command parser executes a CMD\_CLK with cap=1. It puts this bit into an internal shift register, and writes a byte into the USB buffer when 8 bits have been collected. Of these 8 bits, the least significant one is the one that is read from TDO the earliest.

As soon as either 64 bytes (512 bits) have been collected or a CMD\_FLUSH command is executed, the response capture unit will make the buffer available for the host to receive. Note that the interface to the USB logic is double-buffered. Therefore, as long as the USB throughput is sufficient, the response capture unit can always receive more data. That is to say, while one of the buffers is waiting to be sent to the host, the other can receive more data. When the host has received data from its buffer and the response capture unit flushes its buffer, the two buffers exchange position.

This also means that a command stream can cause at most 128 bytes of capture data generated (less if there are flush commands in the stream) without the host acting to receive the generated data. If more data is generated anyway, the command stream will pause and the device will not accept more commands until the generated capture data is read out.

Note that in general, the logic of the response capture unit tries not to send zero-byte responses. For instance, sending a series of CMD\_FLUSH commands will not cause a series of 0-byte USB responses to be sent. However, in the current implementation, some zero-0 responses may be generated in extraordinary circumstances. It is recommended to ignore these responses.

### 30.3.6 USB-to-JTAG Interface: Control Transfer Requests

Aside from the command processor and the response capture unit, the USB-to-JTAG interface also understands some control requests, as documented in the table below:

**Table 30-4. USB-to-JTAG Control Requests**

bmRequestType	bRequest	wValue	wIndex	wLength	Data
01000000b	0 (VEND_JTAG_SETDIV)	[divider]	interface	0	None
01000000b	1 (VEND_JTAG_SETIO)	[jio bits]	interface	0	None
11000000b	2 (VEND_JTAG_GETTDO)	0	interface	1	[iostate]
10000000b	6 (GET_DESCRIPTOR)	0x2000	0	256	[jtag cap desc]

- VEND\_JTAG\_SETDIV sets the divider used. This directly affects the duration of a TCK clock pulse. The TCK clock pulses are derived from a base clock of 48 MHz, which is divided down using an internal divider. This control request allows the host to set this divider. Note that on startup, the divider is set to 2, which means the TCK clock rate will generally be 24 MHz.
- VEND\_JTAG\_SETIO can bypass the JTAG command processor to set the internal TDI, TDO, TMS, and SRST lines to given values. These values are encoded in the wValue field in the format of 11'b0, srst, trst, tck, tms, tdi.
- VEND\_JTAG\_GETTDO can bypass the JTAG response capture unit to read the internal TDO signal directly. This request returns one byte of data, of which the least significant bit represents the status of the TDO line.
- GET\_DESCRIPTOR is a standard USB request. However, it can also be used with a vendor-specific wValue of 0x2000 to get the JTAG capabilities descriptor. This returns a certain amount of bytes representing the

following fixed structure, which describes the capabilities of the USB-to-JTAG adapter (as shown in Table 30-5). This structure allows host software to automatically support future revisions of the hardware without the need for an update.

The JTAG capability descriptors of ESP32-C6 are as follows. Note that all 16-bit values are little-endian.

**Table 30-5. JTAG Capability Descriptors**

Byte	Value	Description
0	1	JTAG protocol capability structure version
1	10	Total length of JTAG protocol capabilities
2	1	Type of this struct: 1 for speed capability struct
3	8	Length of this speed capabilities struct
4 ~ 5	4800	JTAG base clock speed in 10 kHz increments. Note that the maximum TCK speed is half of this value
6 ~ 7	1	Minimum divider value settable by the VEND_JTAG_SETDIV request
8 ~ 9	255	Maximum divider value settable by the VEND_JTAG_SETDIV request

## 30.4 Recommended Operation

Little setup is needed for using the USB Serial/JTAG device. The USB-to-JTAG hardware itself does not need any setup aside from the standard USB initialization that the host operating system already does. Apart from that, the CDC-ACM emulation on the host side is also plug-and-play.

On the firmware side, very little initialization is needed either. The USB hardware is self-initialized and after boot-up, if a host is connected and listening on the CDC-ACM interface, data can be exchanged as described above without any specific setup except for the situation when the firmware optionally sets up an interrupt service handler.

One thing to note is that there may be situations where either the host is not attached or the CDC-ACM virtual port is not opened. In such cases, the packets that are flushed to the host will never be picked up and the send buffer will never be empty. It is important to detect these situations and implement timeout, as this is the only way to reliably detect whether the port on the host side is closed or not.

Another thing to note is that the USB device is dependent on the BBPLL for the 48 MHz USB PHY clock. If this PLL is disabled, the USB communication will cease to function.

One scenario where this happens is Deep-sleep. The USB Serial/JTAG controller (as well as the attached RISC-V CPU) will be entirely powered down in Deep-sleep mode. If a device needs to be debugged in this mode, it may be preferable to use an external JTAG debugger and a serial interface instead.

The CDC-ACM interface can also be used to reset the SoC and take it into or out of download mode. Generating the correct sequence of handshake signals can be a bit complicated, since most operating systems only allow setting or resetting DTR and RTS separately, but not in tandem. Additionally, some drivers (e.g., the standard CDC-ACM driver on Windows) do not set DTR until RTS is set and the user needs to explicitly set RTS in order to 'propagate' the DTR value. The recommended procedures are introduced below.

To reset the SoC into download mode:

**Table 30-6. Reset SoC into Download Mode**

Action	Internal state	Note
Clear DTR	RTS=?, DTR=0	Initialize to known values
Clear RTS	RTS=0, DTR=0	-
Set DTR	RTS=0, DTR=1	Set download mode flag
Clear RTS	RTS=0, DTR=1	Propagate DTR
Set RTS	RTS=1, DTR=1	-
Clear DTR	RTS=1, DTR=0	Reset SoC
Set RTS	RTS=1, DTR=0	Propagate DTR
Clear RTS	RTS=0, DTR=0	Clear download flag

To reset the SoC into booting from flash:

**Table 30-7. Reset SoC into Booting from flash**

Action	Internal state	Note
Clear DTR	RTS=?, DTR=0	-
Clear RTS	RTS=0, DTR=0	Clear download flag
Set RTS	RTS=1, DTR=0	Reset SoC
Clear RTS	RTS=0, DTR=0	Exit reset

## 30.5 Interrupts

- USB\_SERIAL\_JTAG\_JTAG\_IN\_FLUSH\_INT: triggered when flush cmd is received for IN endpoint 2 of JTAG.
- USB\_SERIAL\_JTAG\_SOF\_INT: triggered when SOF frame is received.
- USB\_SERIAL\_JTAG\_SERIAL\_OUT\_RECV\_PKT\_INT: triggered when Serial Port OUT Endpoint receives one packet.
- USB\_SERIAL\_JTAG\_SERIAL\_IN\_EMPTY\_INT: triggered when Serial Port IN Endpoint is empty.
- USB\_SERIAL\_JTAG\_PID\_ERR\_INT: triggered when PID error is detected.
- USB\_SERIAL\_JTAG\_CRC5\_ERR\_INT: triggered when CRC5 error is detected.
- USB\_SERIAL\_JTAG\_CRC16\_ERR\_INT: triggered when CRC16 error is detected.
- USB\_SERIAL\_JTAG\_STUFF\_ERR\_INT: triggered when a bit stuffing error is detected.
- USB\_SERIAL\_JTAG\_IN\_TOKEN\_REC\_IN\_EP1\_INT: triggered when IN token for IN endpoint 1 is received.
- USB\_SERIAL\_JTAG\_USB\_BUS\_RESET\_INT: triggered when USB bus reset is detected.
- USB\_SERIAL\_JTAG\_OUT\_EP1\_ZERO\_PAYLOAD\_INT: triggered when OUT endpoint 1 receives packet with zero payload.
- USB\_SERIAL\_JTAG\_OUT\_EP2\_ZERO\_PAYLOAD\_INT: triggered when OUT endpoint 2 receives packet with zero payload.
- USB\_SERIAL\_JTAG\_RTS\_CHG\_INT: triggered when level of RTS from USB serial channel is changed.
- USB\_SERIAL\_JTAG\_DTR\_CHG\_INT: triggered when level of DTR from USB serial channel is changed.

- USB\_SERIAL\_JTAG\_GET\_LINE\_CODE\_INT: triggered when level of GET LINE CODING request is received.
- USB\_SERIAL\_JTAG\_SET\_LINE\_CODE\_INT: triggered when level of SET LINE CODING request is received.

## 30.6 Register Summary

The addresses in this section are relative to USB Serial/JTAG controller base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).


Name	Description	Address	Access
<b>Configuration Registers</b>			
<a href="#">USB_SERIAL_JTAG_EP1_REG</a>	FIFO access for the CDC-ACM data IN and OUT endpoints	0x0000	R/W
<a href="#">USB_SERIAL_JTAG_EP1_CONF_REG</a>	Configuration and control registers for the CDC-ACM FIFOs	0x0004	varies
<a href="#">USB_SERIAL_JTAG_CONF0_REG</a>	PHY hardware configuration	0x0018	R/W
<a href="#">USB_SERIAL_JTAG_TEST_REG</a>	Registers used for debugging the PHY	0x001C	varies
<a href="#">USB_SERIAL_JTAG_MISC_CONF_REG</a>	Clock enable control	0x0044	R/W
<a href="#">USB_SERIAL_JTAG_MEM_CONF_REG</a>	Memory power control	0x0048	R/W
<a href="#">USB_SERIAL_JTAG_CHIP_RST_REG</a>	CDC-ACM chip reset control	0x004C	varies
<a href="#">USB_SERIAL_JTAG_GET_LINE_CODE_W0_REG</a>	W0 of GET_LINE_CODING command	0x0058	R/W
<a href="#">USB_SERIAL_JTAG_GET_LINE_CODE_W1_REG</a>	W1 of GET_LINE_CODING command	0x005C	R/W
<a href="#">USB_SERIAL_JTAG_CONFIG_UPDATE_REG</a>	Configuration registers' value update	0x0060	WT
<a href="#">USB_SERIAL_JTAG_SER_AFIFO_CONFIG_REG</a>	Serial AFIFO configure register	0x0064	varies
<b>Interrupt Registers</b>			
<a href="#">USB_SERIAL_JTAG_INT_RAW_REG</a>	Interrupt raw status register	0x0008	R/WTC/SS
<a href="#">USB_SERIAL_JTAG_INT_ST_REG</a>	Interrupt status register	0x000C	RO
<a href="#">USB_SERIAL_JTAG_INT_ENA_REG</a>	Interrupt enable status register	0x0010	R/W
<a href="#">USB_SERIAL_JTAG_INT_CLR_REG</a>	Interrupt clear status register	0x0014	WT
<b>Status Registers</b>			
<a href="#">USB_SERIAL_JTAG_JFIFO_ST_REG</a>	JTAG FIFO status and control registers	0x0020	varies
<a href="#">USB_SERIAL_JTAG_FRAM_NUM_REG</a>	Last received SOF frame index register	0x0024	RO
<a href="#">USB_SERIAL_JTAG_IN_EP0_ST_REG</a>	Control IN endpoint status information	0x0028	RO
<a href="#">USB_SERIAL_JTAG_IN_EP1_ST_REG</a>	CDC-ACM IN endpoint status information	0x002C	RO
<a href="#">USB_SERIAL_JTAG_IN_EP2_ST_REG</a>	CDC-ACM interrupt IN endpoint status information	0x0030	RO
<a href="#">USB_SERIAL_JTAG_IN_EP3_ST_REG</a>	JTAG IN endpoint status information	0x0034	RO
<a href="#">USB_SERIAL_JTAG_OUT_EP0_ST_REG</a>	Control OUT endpoint status information	0x0038	RO
<a href="#">USB_SERIAL_JTAG_OUT_EP1_ST_REG</a>	CDC-ACM OUT endpoint status information	0x003C	RO
<a href="#">USB_SERIAL_JTAG_OUT_EP2_ST_REG</a>	JTAG OUT endpoint status information	0x0040	RO
<a href="#">USB_SERIAL_JTAG_SET_LINE_CODE_W0_REG</a>	W0 of SET_LINE_CODING command	0x0050	RO
<a href="#">USB_SERIAL_JTAG_SET_LINE_CODE_W1_REG</a>	W1 of SET_LINE_CODING command	0x0054	RO
<a href="#">USB_SERIAL_JTAG_BUS_RESET_ST_REG</a>	USB Bus reset status register	0x0068	RO
<b>Version Registers</b>			

Name	Description	Address	Access
<a href="#">USB_SERIAL_JTAG_DATE_REG</a>	Date register	0x0080	R/W

## 30.7 Registers

The addresses in this section are relative to USB Serial/JTAG controller base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 30.1. USB\_SERIAL\_JTAG\_EP1\_REG (0x0000)**



**USB\_SERIAL\_JTAG\_RDWR\_BYTE** Write or read byte data to or from UART TX/RX FIFO.

When [USB\\_SERIAL\\_JTAG\\_SERIAL\\_IN\\_EMPTY\\_INT](#) is set, users can write data (up to 64 bytes) into UART TX FIFO through this register.

When [USB\\_SERIAL\\_JTAG\\_SERIAL\\_OUT\\_RECV\\_PKT\\_INT](#) is set, users can check how many data is received through [USB\\_SERIAL\\_JTAG\\_OUT\\_EP1\\_WR\\_ADDR](#), then read data from UART RX FIFO through this register.

(R/W)







**Register 30.3. USB\_SERIAL\_JTAG\_CONF0\_REG (0x0018)**

Continued from the previous page...

**USB\_SERIAL\_JTAG\_PAD\_PULL\_OVERRIDE** Configures whether to enable software to control USB

D+ D- pullup and pulldown.

0: Disable

1: Enable

(R/W)

**USB\_SERIAL\_JTAG\_DP\_PULLUP** Configures whether to enable USB D+ pull up when USB\_SERIAL\_JTAG\_PAD\_PULL\_OVERRIDE is 1.

0: Disable

1: Enable

(R/W)

**USB\_SERIAL\_JTAG\_DP\_PULLDOWN** Configures whether to enable USB D+ pull down when USB\_SERIAL\_JTAG\_PAD\_PULL\_OVERRIDE is 1.

0: Disable

1: Enable

(R/W)

**USB\_SERIAL\_JTAG\_DM\_PULLDOWN** Configures whether to enable USB D- pull down when USB\_SERIAL\_JTAG\_PAD\_PULL\_OVERRIDE is 1.

0: Disable

1: Enable

(R/W)

**USB\_SERIAL\_JTAG\_PULLUP\_VALUE** Configures the pull up value when USB\_SERIAL\_JTAG\_PAD\_PULL\_OVERRIDE is 1.

0: 2.2 K

1: 1.1 K

(R/W)

**USB\_SERIAL\_JTAG\_USB\_PAD\_ENABLE** Configures whether to enable USB pad function.

0: Disable

1: Enable

(R/W)

**USB\_SERIAL\_JTAG\_USB\_JTAG\_BRIDGE\_EN** Configures whether to disconnect usb\_jtag and internal JTAG.

0: usb\_jtag is connected to the internal JTAG port of CPU

1: usb\_jtag and the internal JTAG are disconnected, MTMS, MTDI, and MTCK are output through GPIO Matrix, and MTDO is input through GPIO Matrix

(R/W)



**Register 30.5. USB\_SERIAL\_JTAG\_MISC\_CONF\_REG (0x0044)**

(reserved)																												USB_SERIAL_JTAG_CLK_EN	
31																											1	0	
0 0																												0	0

Reset

**USB\_SERIAL\_JTAG\_CLK\_EN** Configures whether to force clock on for register.

0: Support clock only when application writes registers

1: Force clock on for register

(R/W)

**Register 30.6. USB\_SERIAL\_JTAG\_MEM\_CONF\_REG (0x0048)**

(reserved)																												USB_SERIAL_JTAG_USB_MEM_CLK_EN		USB_SERIAL_JTAG_USB_MEM_PD	
31																											2	1	0		
0 0																												1	0		

Reset

**USB\_SERIAL\_JTAG\_USB\_MEM\_PD** Configures whether to power down USB memory.

0: No effect

1: Power down

(R/W)


**USB\_SERIAL\_JTAG\_USB\_MEM\_CLK\_EN** Configures whether to force clock on for USB memory.

0: No effect

1: Force

(R/W)

## Register 30.7. USB\_SERIAL\_JTAG\_CHIP\_RST\_REG (0x004C)



**USB\_SERIAL\_JTAG\_RTS** Represents the state of RTS signal as set by the most recent SET\_LINE\_CODING command. (RO)

**USB\_SERIAL\_JTAG\_DTR** Represents the state of DTR signal as set by the most recent SET\_LINE\_CODING command. (RO)


**USB\_SERIAL\_JTAG\_USB\_UART\_CHIP\_RST\_DIS** Configures whether to disable chip reset from USB serial channel.

0: No effect

1: Disable


(R/W)

## Register 30.8. USB\_SERIAL\_JTAG\_GET\_LINE\_CODE\_W0\_REG (0x0058)



**USB\_SERIAL\_JTAG\_GET\_DW\_DTE\_RATE** Configures the value of dwDTERate set by software, which is requested by GET\_LINE\_CODING command. (R/W)

**Register 30.9. USB\_SERIAL\_JTAG\_GET\_LINE\_CODE\_W1\_REG (0x005C)**




**USB\_SERIAL\_JTAG\_GET\_BDATA\_BITS** Configures the value of bDataBits set by software, which is requested by GET\_LINE\_CODING command. (R/W)

**USB\_SERIAL\_JTAG\_GET\_BPARITY\_TYPE** Configures the value of bParityType set by software, which is requested by GET\_LINE\_CODING command. (R/W)

**USB\_SERIAL\_JTAG\_GET\_BCHAR\_FORMAT** Configures the value of bCharFormat set by software, which is requested by GET\_LINE\_CODING command. (R/W)

**Register 30.10. USB\_SERIAL\_JTAG\_CONFIG\_UPDATE\_REG (0x0060)**




**USB\_SERIAL\_JTAG\_CONFIG\_UPDATE** Configures whether to update the value of configuration registers from APB clock domain to 48 MHz clock domain.

- 0: No effect
- 1: Update

(WT)

**Register 30.11. USB\_SERIAL\_JTAG\_SER\_AFIFO\_CONFIG\_REG (0x0064)**



**USB\_SERIAL\_JTAG\_SERIAL\_IN\_AFIFO\_RESET\_WR** Configures whether to reset CDC\_ACM IN async FIFO write clock domain.  
 0: No effect  
 1: Reset  
 (R/W)

**USB\_SERIAL\_JTAG\_SERIAL\_IN\_AFIFO\_RESET\_RD** Configures whether to reset CDC\_ACM IN async FIFO read clock domain.  
 0: No effect  
 1: Reset  
 (R/W)

**USB\_SERIAL\_JTAG\_SERIAL\_OUT\_AFIFO\_RESET\_WR** Configures whether to reset CDC\_ACM OUT async FIFO write clock domain.  
 0: No effect  
 1: Reset  
 (R/W)

**USB\_SERIAL\_JTAG\_SERIAL\_OUT\_AFIFO\_RESET\_RD** Configures whether to reset CDC\_ACM OUT async FIFO read clock domain.  
 0: No effect  
 1: Reset  
 (R/W)

**USB\_SERIAL\_JTAG\_SERIAL\_OUT\_AFIFO\_EMPTY** Represents CDC\_ACM OUT async FIFO empty signal in read clock domain. (RO)

**USB\_SERIAL\_JTAG\_SERIAL\_IN\_AFIFO\_WFULL** Represents CDC\_ACM IN async FIFO full signal in write clock domain. (RO)



**Register 30.12. USB\_SERIAL\_JTAG\_INT\_RAW\_REG (0x0008)**

31	(reserved)															16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	Reset			

- USB\_SERIAL\_JTAG\_JTAG\_IN\_FLUSH\_INT\_RAW** The raw interrupt status of [USB\\_SERIAL\\_JTAG\\_JTAG\\_IN\\_FLUSH\\_INT](#). (R/WTC/SS)
- USB\_SERIAL\_JTAG\_SOF\_INT\_RAW** The raw interrupt status of [USB\\_SERIAL\\_JTAG\\_SOF\\_INT](#). (R/WTC/SS)
- USB\_SERIAL\_JTAG\_SERIAL\_OUT\_RECV\_PKT\_INT\_RAW** The raw interrupt status of [USB\\_SERIAL\\_JTAG\\_SERIAL\\_OUT\\_RECV\\_PKT\\_INT](#). (R/WTC/SS)
- USB\_SERIAL\_JTAG\_SERIAL\_IN\_EMPTY\_INT\_RAW** The raw interrupt status of [USB\\_SERIAL\\_JTAG\\_SERIAL\\_IN\\_EMPTY\\_INT](#). (R/WTC/SS)
- USB\_SERIAL\_JTAG\_PID\_ERR\_INT\_RAW** The raw interrupt status of [USB\\_SERIAL\\_JTAG\\_PID\\_ERR\\_INT](#). (R/WTC/SS)
- USB\_SERIAL\_JTAG\_CRC5\_ERR\_INT\_RAW** The raw interrupt status of [USB\\_SERIAL\\_JTAG\\_CRC5\\_ERR\\_INT](#). (R/WTC/SS)
- USB\_SERIAL\_JTAG\_CRC16\_ERR\_INT\_RAW** The raw interrupt status of [USB\\_SERIAL\\_JTAG\\_CRC16\\_ERR\\_INT](#). (R/WTC/SS)
- USB\_SERIAL\_JTAG\_STUFF\_ERR\_INT\_RAW** The raw interrupt status of [USB\\_SERIAL\\_JTAG\\_STUFF\\_ERR\\_INT](#). (R/WTC/SS)
- USB\_SERIAL\_JTAG\_IN\_TOKEN\_REC\_IN\_EP1\_INT\_RAW** The raw interrupt status of [USB\\_SERIAL\\_JTAG\\_IN\\_TOKEN\\_REC\\_IN\\_EP1\\_INT](#). (R/WTC/SS)
- USB\_SERIAL\_JTAG\_USB\_BUS\_RESET\_INT\_RAW** The raw interrupt status of [USB\\_SERIAL\\_JTAG\\_USB\\_BUS\\_RESET\\_INT](#). (R/WTC/SS)
- USB\_SERIAL\_JTAG\_OUT\_EP1\_ZERO\_PAYLOAD\_INT\_RAW** The raw interrupt status of [USB\\_SERIAL\\_JTAG\\_OUT\\_EP1\\_ZERO\\_PAYLOAD\\_INT](#). (R/WTC/SS)

Continued on the next page...

**Register 30.12. USB\_SERIAL\_JTAG\_INT\_RAW\_REG (0x0008)**

Continued from the previous page...

**USB\_SERIAL\_JTAG\_OUT\_EP2\_ZERO\_PAYLOAD\_INT\_RAW** The raw interrupt status of [USB\\_SERIAL\\_JTAG\\_OUT\\_EP2\\_ZERO\\_PAYLOAD\\_INT](#). (R/WTC/SS)

**USB\_SERIAL\_JTAG\_RTS\_CHG\_INT\_RAW** The raw interrupt status of [USB\\_SERIAL\\_JTAG\\_RTS\\_CHG\\_INT](#). (R/WTC/SS)

**USB\_SERIAL\_JTAG\_DTR\_CHG\_INT\_RAW** The raw interrupt status of [USB\\_SERIAL\\_JTAG\\_DTR\\_CHG\\_INT](#). (R/WTC/SS)

**USB\_SERIAL\_JTAG\_GET\_LINE\_CODE\_INT\_RAW** The raw interrupt status of [USB\\_SERIAL\\_JTAG\\_GET\\_LINE\\_CODE\\_INT](#). (R/WTC/SS)

**USB\_SERIAL\_JTAG\_SET\_LINE\_CODE\_INT\_RAW** The raw interrupt status of [USB\\_SERIAL\\_JTAG\\_SET\\_LINE\\_CODE\\_INT](#). (R/WTC/SS)

**Register 30.13. USB\_SERIAL\_JTAG\_INT\_ST\_REG (0x000C)**

(reserved)	31	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reset
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

USB\_SERIAL\_JTAG\_SET\_LINE\_CODE\_INT\_ST  
 USB\_SERIAL\_JTAG\_GET\_LINE\_CODE\_INT\_ST  
 USB\_SERIAL\_JTAG\_DTR\_CHG\_INT\_ST  
 USB\_SERIAL\_JTAG\_RTS\_CHG\_INT\_ST  
 USB\_SERIAL\_JTAG\_OUT\_EP2\_INT\_ST  
 USB\_SERIAL\_JTAG\_OUT\_EP1\_INT\_ST  
 USB\_SERIAL\_JTAG\_USB\_ZERO\_PAYLOAD\_INT\_ST  
 USB\_SERIAL\_JTAG\_USB\_BUS\_RESET\_INT\_ST  
 USB\_SERIAL\_JTAG\_STUFF\_ERR\_INT\_ST  
 USB\_SERIAL\_JTAG\_CRC16\_ERR\_INT\_ST  
 USB\_SERIAL\_JTAG\_CRC5\_ERR\_INT\_ST  
 USB\_SERIAL\_JTAG\_PID\_ERR\_INT\_ST  
 USB\_SERIAL\_JTAG\_SERIAL\_IN\_EMPTY\_INT\_ST  
 USB\_SERIAL\_JTAG\_SERIAL\_OUT\_RECV\_PKT\_INT\_ST  
 USB\_SERIAL\_JTAG\_IN\_FLUSH\_INT\_ST

**USB\_SERIAL\_JTAG\_JTAG\_IN\_FLUSH\_INT\_ST** The masked interrupt status of [USB\\_SERIAL\\_JTAG\\_JTAG\\_IN\\_FLUSH\\_INT](#). (RO)

**USB\_SERIAL\_JTAG\_SOF\_INT\_ST** The masked interrupt status of [USB\\_SERIAL\\_JTAG\\_SOF\\_INT](#). (RO)

**USB\_SERIAL\_JTAG\_SERIAL\_OUT\_RECV\_PKT\_INT\_ST** The masked interrupt status of the [USB\\_SERIAL\\_JTAG\\_SERIAL\\_OUT\\_RECV\\_PKT\\_INT](#). (RO)

**USB\_SERIAL\_JTAG\_SERIAL\_IN\_EMPTY\_INT\_ST** The masked interrupt status of [USB\\_SERIAL\\_JTAG\\_SERIAL\\_IN\\_EMPTY\\_INT](#). (RO)

**USB\_SERIAL\_JTAG\_PID\_ERR\_INT\_ST** The masked interrupt status of [USB\\_SERIAL\\_JTAG\\_PID\\_ERR\\_INT](#). (RO)

**USB\_SERIAL\_JTAG\_CRC5\_ERR\_INT\_ST** The masked interrupt status of [USB\\_SERIAL\\_JTAG\\_CRC5\\_ERR\\_INT](#). (RO)

**USB\_SERIAL\_JTAG\_CRC16\_ERR\_INT\_ST** The masked interrupt status of [USB\\_SERIAL\\_JTAG\\_CRC16\\_ERR\\_INT](#). (RO)

**USB\_SERIAL\_JTAG\_STUFF\_ERR\_INT\_ST** The masked interrupt status of [USB\\_SERIAL\\_JTAG\\_STUFF\\_ERR\\_INT](#). (RO)

**USB\_SERIAL\_JTAG\_IN\_TOKEN\_REC\_IN\_EP1\_INT\_ST** The masked interrupt status of [USB\\_SERIAL\\_JTAG\\_IN\\_TOKEN\\_REC\\_IN\\_EP1\\_INT](#). (RO)

**USB\_SERIAL\_JTAG\_USB\_BUS\_RESET\_INT\_ST** The masked interrupt status of [USB\\_SERIAL\\_JTAG\\_USB\\_BUS\\_RESET\\_INT](#). (RO)

**USB\_SERIAL\_JTAG\_OUT\_EP1\_ZERO\_PAYLOAD\_INT\_ST** The masked interrupt status of [USB\\_SERIAL\\_JTAG\\_OUT\\_EP1\\_ZERO\\_PAYLOAD\\_INT](#) (RO)

**USB\_SERIAL\_JTAG\_OUT\_EP2\_ZERO\_PAYLOAD\_INT\_ST** The masked interrupt status of [USB\\_SERIAL\\_JTAG\\_OUT\\_EP2\\_ZERO\\_PAYLOAD\\_INT](#). (RO)

Continued on the next page...

**Register 30.13. USB\_SERIAL\_JTAG\_INT\_ST\_REG (0x000C)**

Continued from the previous page...

<b>USB_SERIAL_JTAG_RTS_CHG_INT_ST</b>	The	masked	interrupt	status	of
<a href="#">USB_SERIAL_JTAG_RTS_CHG_INT</a> . (RO)					
<b>USB_SERIAL_JTAG_DTR_CHG_INT_ST</b>	The	masked	interrupt	status	of
<a href="#">USB_SERIAL_JTAG_DTR_CHG_INT</a> . (RO)					
<b>USB_SERIAL_JTAG_GET_LINE_CODE_INT_ST</b>	The	masked	interrupt	status	of
<a href="#">USB_SERIAL_JTAG_GET_LINE_CODE_INT</a> . (RO)					
<b>USB_SERIAL_JTAG_SET_LINE_CODE_INT_ST</b>	The	masked	interrupt	status	of
<a href="#">USB_SERIAL_JTAG_SET_LINE_CODE_INT</a> . (RO)					



**Register 30.14. USB\_SERIAL\_JTAG\_INT\_ENA\_REG (0x0010)**

Continued from the previous page...

**USB\_SERIAL\_JTAG\_RTS\_CHG\_INT\_ENA** Write 1 to enable [USB\\_SERIAL\\_JTAG\\_RTS\\_CHG\\_INT](#).  
(R/W)

**USB\_SERIAL\_JTAG\_DTR\_CHG\_INT\_ENA** Write 1 to enable [USB\\_SERIAL\\_JTAG\\_DTR\\_CHG\\_INT](#).  
(R/W)

**USB\_SERIAL\_JTAG\_GET\_LINE\_CODE\_INT\_ENA** Write 1 to enable  
[USB\\_SERIAL\\_JTAG\\_GET\\_LINE\\_CODE\\_INT](#). (R/W)

**USB\_SERIAL\_JTAG\_SET\_LINE\_CODE\_INT\_ENA** Write 1 to enable  
[USB\\_SERIAL\\_JTAG\\_SET\\_LINE\\_CODE\\_INT](#). (R/W)



**Register 30.15. USB\_SERIAL\_JTAG\_INT\_CLR\_REG (0x0014)**

Continued from the previous page...

**USB\_SERIAL\_JTAG\_RTS\_CHG\_INT\_CLR** Write 1 to clear [USB\\_SERIAL\\_JTAG\\_RTS\\_CHG\\_INT](#).  
(WT)


**USB\_SERIAL\_JTAG\_DTR\_CHG\_INT\_CLR** Write 1 to clear [USB\\_SERIAL\\_JTAG\\_DTR\\_CHG\\_INT](#).  
(WT)

**USB\_SERIAL\_JTAG\_GET\_LINE\_CODE\_INT\_CLR** Write 1 to clear  
[USB\\_SERIAL\\_JTAG\\_GET\\_LINE\\_CODE\\_INT](#). (WT)

**USB\_SERIAL\_JTAG\_SET\_LINE\_CODE\_INT\_CLR** Write 1 to clear  
[USB\\_SERIAL\\_JTAG\\_SET\\_LINE\\_CODE\\_INT](#). (WT)



**Register 30.16. USB\_SERIAL\_JTAG\_JFIFO\_ST\_REG (0x0020)**



**USB\_SERIAL\_JTAG\_IN\_FIFO\_CNT** Represents JTAG IN FIFO counter. (RO)

**USB\_SERIAL\_JTAG\_IN\_FIFO\_EMPTY** Represents whether JTAG IN FIFO is empty.

0: Not empty

1: Empty

(RO)

**USB\_SERIAL\_JTAG\_IN\_FIFO\_FULL** Represents whether JTAG IN FIFO is full.

0: Not full

1: Full

(RO)

**USB\_SERIAL\_JTAG\_OUT\_FIFO\_CNT** Represents JTAG OUT FIFO counter. (RO)

**USB\_SERIAL\_JTAG\_OUT\_FIFO\_EMPTY** Represents whether JTAG OUT FIFO is empty.

0: Not empty

1: Empty

(RO)

**USB\_SERIAL\_JTAG\_OUT\_FIFO\_FULL** Represents whether JTAG OUT FIFO is full.

0: Not full

1: Full

(RO)

**USB\_SERIAL\_JTAG\_IN\_FIFO\_RESET** Configures whether to reset JTAG IN FIFO.

0: No effect

1: Reset

(R/W)


**USB\_SERIAL\_JTAG\_OUT\_FIFO\_RESET** Configures whether to reset JTAG OUT FIFO.

0: No effect

1: Reset


(R/W)

**Register 30.17. USB\_SERIAL\_JTAG\_FRAM\_NUM\_REG (0x0024)**



**USB\_SERIAL\_JTAG\_SOF\_FRAME\_INDEX** Represents frame index of received SOF frame. (RO)

**Register 30.18. USB\_SERIAL\_JTAG\_IN\_EP0\_ST\_REG (0x0028)**



**USB\_SERIAL\_JTAG\_IN\_EP0\_STATE** Represents state of IN Endpoint 0. (RO)

**USB\_SERIAL\_JTAG\_IN\_EP0\_WR\_ADDR** Represents write data address of IN endpoint 0. (RO)

**USB\_SERIAL\_JTAG\_IN\_EP0\_RD\_ADDR** Represents read data address of IN endpoint 0. (RO)

**Register 30.19. USB\_SERIAL\_JTAG\_IN\_EP1\_ST\_REG (0x002C)**

(reserved)																USB_SERIAL_JTAG_IN_EP1_RD_ADDR								USB_SERIAL_JTAG_IN_EP1_WR_ADDR				USB_SERIAL_JTAG_IN_EP1_STATE				
31															16	15							9	8			2	1	0			
0																0								0				1				Reset

**USB\_SERIAL\_JTAG\_IN\_EP1\_STATE** Represents state of IN Endpoint 1. (RO)

**USB\_SERIAL\_JTAG\_IN\_EP1\_WR\_ADDR** Represents write data address of IN endpoint 1. (RO)

**USB\_SERIAL\_JTAG\_IN\_EP1\_RD\_ADDR** Represents read data address of IN endpoint 1. (RO)

**Register 30.20. USB\_SERIAL\_JTAG\_IN\_EP2\_ST\_REG (0x0030)**


(reserved)																USB_SERIAL_JTAG_IN_EP2_RD_ADDR								USB_SERIAL_JTAG_IN_EP2_WR_ADDR				USB_SERIAL_JTAG_IN_EP2_STATE				
31															16	15							9	8			2	1	0			
0																0								0				1				Reset

**USB\_SERIAL\_JTAG\_IN\_EP2\_STATE** Represents state of IN Endpoint 2. (RO)

**USB\_SERIAL\_JTAG\_IN\_EP2\_WR\_ADDR** Represents write data address of IN endpoint 2. (RO)

**USB\_SERIAL\_JTAG\_IN\_EP2\_RD\_ADDR** Represents read data address of IN endpoint 2. (RO)

**Register 30.21. USB\_SERIAL\_JTAG\_IN\_EP3\_ST\_REG (0x0034)**




**USB\_SERIAL\_JTAG\_IN\_EP3\_STATE** Represents state of IN Endpoint 3. (RO)

**USB\_SERIAL\_JTAG\_IN\_EP3\_WR\_ADDR** Represents write data address of IN endpoint 3. (RO)

**USB\_SERIAL\_JTAG\_IN\_EP3\_RD\_ADDR** Represents read data address of IN endpoint 3. (RO)

**Register 30.22. USB\_SERIAL\_JTAG\_OUT\_EP0\_ST\_REG (0x0038)**



**USB\_SERIAL\_JTAG\_OUT\_EP0\_STATE** Represents state of OUT Endpoint 0. (RO)


**USB\_SERIAL\_JTAG\_OUT\_EP0\_WR\_ADDR** Represents write data address of OUT endpoint 0.

When [USB\\_SERIAL\\_JTAG\\_SERIAL\\_OUT\\_RECV\\_PKT\\_INT](#) is detected, there are (USB\_SERIAL\_JTAG\_OUT\_EP0\_WR\_ADDR – 2) bytes data in OUT endpoint 0.

(RO)

**USB\_SERIAL\_JTAG\_OUT\_EP0\_RD\_ADDR** Represents read data address of OUT endpoint 0. (RO)

**Register 30.23. USB\_SERIAL\_JTAG\_OUT\_EP1\_ST\_REG (0x003C)**



**USB\_SERIAL\_JTAG\_OUT\_EP1\_STATE** Represents state of OUT Endpoint 1. (RO)


**USB\_SERIAL\_JTAG\_OUT\_EP1\_WR\_ADDR** Represents write data address of OUT endpoint 1.

When `USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT` is detected, there are  $(\text{USB\_SERIAL\_JTAG\_OUT\_EP1\_WR\_ADDR} - 2)$  bytes data in OUT endpoint 1. (RO)

**USB\_SERIAL\_JTAG\_OUT\_EP1\_RD\_ADDR** Represents read data address of OUT endpoint 1. (RO)

**USB\_SERIAL\_JTAG\_OUT\_EP1\_REC\_DATA\_CNT** Represents data count in OUT endpoint 1 when one packet is received. (RO)

**Register 30.24. USB\_SERIAL\_JTAG\_OUT\_EP2\_ST\_REG (0x0040)**




**USB\_SERIAL\_JTAG\_OUT\_EP2\_STATE** Represents state of OUT Endpoint 2. (RO)

**USB\_SERIAL\_JTAG\_OUT\_EP2\_WR\_ADDR** Represents write data address of OUT endpoint 2.

When `USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT` is detected there are  $(\text{USB\_SERIAL\_JTAG\_OUT\_EP2\_WR\_ADDR} - 2)$  bytes data in OUT endpoint 2. (RO)

**USB\_SERIAL\_JTAG\_OUT\_EP2\_RD\_ADDR** Represents read data address of OUT endpoint 2. (RO)

**Register 30.25. USB\_SERIAL\_JTAG\_SET\_LINE\_CODE\_W0\_REG (0x0050)**

**USB\_SERIAL\_JTAG\_DW\_DTE\_RATE** Represents the value of dwDTERate set by host through SET\_LINE\_CODING command. (RO)

**Register 30.26. USB\_SERIAL\_JTAG\_SET\_LINE\_CODE\_W1\_REG (0x0054)**

**USB\_SERIAL\_JTAG\_BCHAR\_FORMAT** Represents the value of bCharFormat set by host through SET\_LINE\_CODING command. (RO)

**USB\_SERIAL\_JTAG\_BPARITY\_TYPE** Represents the value of bParityType set by host through SET\_LINE\_CODING command. (RO)

**USB\_SERIAL\_JTAG\_BDATA\_BITS** Represents the value of bDataBits set by host through SET\_LINE\_CODING command. (RO)



## 31 Two-wire Automotive Interface (TWAI)

The Two-wire Automotive Interface (TWAI®) is a multi-master, multi-cast communication protocol with functions such as error detection and signaling and inbuilt message priorities and arbitration. The TWAI protocol is suited for automotive and industrial applications (see Section 31.2 for more details).

ESP32-C6 contains two TWAI controllers named TWAI 0 and TWAI 1. Each controller can individually be connected to a TWAI bus via an external transceiver. The TWAI controllers contain numerous advanced features, and can be utilized in a wide range of use cases such as automotive products, industrial automation controls, building automation, etc.

### 31.1 Features

Each of the two TWAI controllers on ESP32-C6 support the following features:

- Compatibility with ISO 11898-1 protocol (CAN Specification 2.0)
- Standard Frame Format (11-bit ID) and Extended Frame Format (29-bit ID)
- Bit rates from 1 Kbit/s to 1 Mbit/s
- Multiple modes of operation:
  - Normal
  - Listen-only (no influence on bus)
  - Self-test (no acknowledgment required during data transmission)
- 64-byte Receive FIFO
- Special transmissions:
  - Single-shot transmissions (does not automatically re-transmit upon error)
  - Self Reception (the TWAI controller transmits and receives messages simultaneously)
- Acceptance Filter (supports single and dual filter modes)
- Error detection and handling:
  - Error Counters
  - Configurable Error Warning Limit
  - Error Code Capture
  - Arbitration Lost Capture
  - Automatic Transceiver Standby

### 31.2 Protocol Overview

#### 31.2.1 TWAI Properties

The TWAI protocol connects two or more nodes in a bus network, and allows nodes to exchange messages with deterministic delay. A TWAI bus has the following properties:



**Single Channel and Non-Return-to-Zero:** The bus has only one transmission line for single-channel communication, which is half-duplex. Synchronization is also implemented in this channel, so extra channels (e.g., clock or enable) are not required. The bit stream of a TWAI message is encoded using the Non-Return-to-Zero (NRZ) method.

**Bit Values:** The single channel can either be in a dominant or recessive state, representing a logical 0 and a logical 1 respectively. A node transmitting data in a dominant state always overrides the other node transmitting data in a recessive state. The physical implementation on the bus is left to the application level to decide (e.g., differential pair or a single wire).

**Bit Stuffing:** Certain fields of TWAI messages are bit-stuffed. A transmitter that transmits five consecutive bits of the same value (e.g., dominant value or recessive value) should automatically insert a complementary bit. Likewise, a receiver that receives five consecutive bits of the same value should treat the next bit as a stuffed bit. Bit stuffing is applied to the following fields: SOF, arbitration field, control field, data field, and CRC sequence (see Section 31.2.2 for more details).

**Multi-cast:** All nodes receive the same bits as they are connected to the same bus. Data is consistent across all nodes unless there is a bus error (see Section 31.2.3 for more details).

**Multi-master:** Any node can initiate a transmission. If a transmission is already ongoing, a node will wait until the current transmission is over before initiating a new transmission.

**Message Priority and Arbitration:** If two or more nodes simultaneously initiate a transmission, the TWAI protocol ensures that one node will win arbitration of the bus. The arbitration field of the message transmitted by each node is used to determine which node will win the arbitration.

**Error Detection and Signaling:** Each node actively monitors the bus for errors, and signals the detected errors by transmitting an error frame.

**Fault Confinement:** Each node maintains a set of error counters that are incremented/decremented according to a set of rules. When the error counters surpass a certain threshold, the node will automatically eliminate itself from the network by switching itself off.

**Configurable Bit Rate:** The bit rate for a single TWAI bus is configurable. However, all nodes on the same bus must operate at the same bit rate.

**Transmitters and Receivers:** At any point in time, a TWAI node can either be a transmitter or a receiver.

- A node generating a message is a transmitter. The node remains a transmitter until the bus is idle or until the node loses arbitration. Please note that there could be multiple nodes that act as transmitters during arbitration.
- All nodes that are not transmitters are receivers.

### 31.2.2 TWAI Messages

TWAI nodes use messages to transmit data, and signal errors to other nodes when detecting errors on the bus. Messages are split into various frame types, and some frame types will have different frame formats.

The TWAI protocol has the following frame types:

- Data frame
- Remote frame
- Error frame

- Overload frame
- Interframe space

The TWAI protocol supports the following frame formats:

- Standard Frame Format (SFF) that uses a 11-bit identifier
- Extended Frame Format (EFF) that uses a 29-bit identifier

### 31.2.2.1 Data Frames and Remote Frames

Data frames are used by nodes to send data to other nodes, and can have a payload of 0 to 8 data bytes.

Remote frames are used for nodes to request a data frame with the same identifier from other nodes, and thus they do not contain any data bytes. However, data frames and remote frames share many fields. Figure 31-1 illustrates the fields and sub-fields of different frames and formats.




Figure 31-1. Bit Fields in Data Frames and Remote Frames

#### Arbitration Field

When two or more nodes transmit a data or remote frame simultaneously, the arbitration field is used to determine which node will win arbitration of the bus. In the arbitration field, if a node transmits a recessive bit while detecting a dominant bit, it indicates that another node has overridden its recessive bit. Therefore, the node transmitting the recessive bit has lost arbitration of the bus and should immediately switch to be a receiver.

The arbitration field primarily consists of a frame identifier that is transmitted from the most significant bit first. Given that a dominant bit represents a logical 0, and a recessive bit represents a logical 1:

- A frame with the smallest ID value always wins arbitration.
- Given the same ID and format, data frames always prevail over remote frames due to their RTR bits being dominant.
- Given the same first 11 bits of ID, a Standard Format Data Frame always prevails over an Extended Format Data Frame due to its SRR bits being recessive.

### Control Field

The control field primarily consists of the DLC (Data Length Code) which indicates the number of payload data bytes for a data frame, or the number of requested data bytes for a remote frame. The DLC is transmitted from the most significant bit first.

### Data Field

The data field contains the actual payload data bytes of a data frame. Remote frames do not contain any data field.

### CRC Field

The CRC field primarily consists of a CRC sequence. The CRC sequence is a 15-bit cyclic redundancy code calculated from the de-stuffed contents (everything from the SOF to the end of the data field) of a data or remote frame.

### ACK Field

The ACK field primarily consists of an ACK Slot and an ACK Delim. The ACK field indicates that the receiver has received an effective message from the transmitter.

**Table 31-1. Data Frames and Remote Frames in SFF and EFF**

Data/Remote Frames	Description
SOF	The SOF (Start of Frame) is a single dominant bit used to synchronize nodes on the bus.
Base ID	The Base ID (ID.28 to ID.18) is the 11-bit identifier for SFF, or the first 11 bits of the 29-bit identifier for EFF.
RTR	The RTR (Remote Transmission Request) bit indicates whether the message is a data frame (dominant) or a remote frame (recessive). This means that a remote frame will always lose arbitration to a data frame if they have the same ID.
SRR	The SRR (Substitute Remote Request) bit is transmitted in EFF to substitute for the RTR bit at the same position in SFF.
IDE	The IDE (Identifier Extension) bit indicates whether the message is SFF (dominant) or EFF (recessive). This means that a SFF frame will always win arbitration over an EFF frame if they have the same Base ID.
Extd ID	The Extended ID (ID.17 to ID.0) is the remaining 18 bits of the 29-bit identifier for EFF.
r1	The r1 bit (reserved bit 1) is always dominant.
r0	The r0 bit (reserved bit 0) is always dominant.
DLC	The DLC (Data Length Code) is 4-bit long and should contain any value from 0 to 8. Data frames use the DLC to indicate the number of data bytes in the data frame. Remote frames used the DLC to indicate the number of data bytes to request from another node.

Cont'd on next page

Table 31-1 – cont'd from previous page

Data/Remote Frames	Description
Data Bytes	The data payload of data frames. The number of bytes should match the value of DLC. Data byte 0 is transmitted first, and each data byte is transmitted from the most significant bit first.
CRC Sequence	The CRC sequence is a 15-bit cyclic redundancy code.
CRC Delim	The CRC Delim (CRC Delimiter) is a single recessive bit that follows the CRC sequence.
ACK Slot	The ACK Slot (Acknowledgment Slot) is intended for receiver nodes to indicate that the data or remote frame was received without any issue. The transmitter node will send a recessive bit in the ACK Slot and receiver nodes should override the ACK Slot with a dominant bit if the frame was received without errors.
ACK Delim	The ACK Delim (Acknowledgment Delimiter) is a single recessive bit.
EOF	The EOF (End of Frame) marks the end of a data or remote frame, and consists of seven recessive bits.

### 31.2.2.2 Error and Overload Frames

#### Error Frames

Error frames are transmitted when a node detects a bus error. Error frames notably consist of an Error Flag which is made up of six consecutive bits of the same value, thus violating the bit-stuffing rule. Therefore, when a particular node detects a bus error and transmits an error frame, all other nodes will then detect a stuff error and transmit their own error frames in response. This has the effect of propagating the detection of a bus error across all nodes on the bus.

When a node detects a bus error, it will transmit an error frame starting from the next bit. However, when a node detects a CRC error, the error frame will start at the bit following the ACK Delim (see Section 31.2.3 for more details). The following Figure 31-2 shows different fields of an error frame:




Figure 31-2. Fields of an Error Frame

Table 31-2. Error Frame

Error Frame	Description
Error Flag	The Error Flag has two forms, the Active Error Flag consisting of six dominant bits and the Passive Error Flag consisting of six recessive bits (unless overridden by dominant bits of other nodes). Active Error Flags are sent by error active nodes, whilst Passive Error Flags are sent by error passive nodes.

Cont'd on next page

Table 31-2 – cont'd from previous page

Error Frame	Description
Error Flag Superposition	The Error Flag Superposition field meant to allow for other nodes on the bus to transmit their respective Active Error Flags. The superposition field can range from 0 to 6 bits, and ends when the first recessive bit is detected (i.e., the first bit of the Delimiter).
Error Delimiter	The Delimiter field marks the end of the error/overload frame, and consists of eight recessive bits.

### Overload Frames

An overload frame has the same bit fields as an error frame containing an Active Error Flag. The key difference is in the cases that can trigger the transmission of an overload frame. Figure 31-3 below shows the bit fields of an overload frame.




Figure 31-3. Fields of an Overload Frame

Table 31-3. Overload Frame

Overload Flag	Description
Overload Flag	Consists of six dominant bits. Same as an Active Error Flag.
Overload Flag Superposition	Allows for the superposition of Overload Flags from other nodes, similar to an Error Flag Superposition.
Overload Delimiter	Consists of eight recessive bits. Same as an Error Delimiter.

Overload frames will be transmitted in the following cases:

1. A receiver requires a delay of the next data or remote frame.
2. A dominant bit is detected at the first and second bit of intermission.
3. A dominant bit is detected at the eighth (last) bit of an Error Delimiter. Note that in this case, TEC and REC will not be incremented (see Section 31.2.3 for more details).

Transmitting an overload frame due to one of the above cases must also satisfy the following rules:

- The start of an overload frame due to case 1 is only allowed to be started at the first bit time of an expected intermission.
- The start of an overload frame due to case 2 and 3 is only allowed to be started one bit after detecting the dominant bit.
- For case 1, a maximum of two overload frames may be generated in order to delay the transmission of the next data or remote frame.

### 31.2.2.3 Interframe Space

The Interframe Space acts as a separator between frames. Data frames and remote frames must be separated from preceding frames by an Interframe Space, regardless of the preceding frame's type (data frame, remote frame, error frame, or overload frame). However, error frames and overload frames do not need to be separated from preceding frames.

Figure 31-4 shows the fields within an Interframe Space:




Figure 31-4. The Fields within an Interframe Space

Table 31-4. Interframe Space

Interframe Space	Description
Intermission	The Intermission consists of three recessive bits.
Suspend Transmission	An Error Passive node that has just transmitted a message must include a Suspend Transmission field. This field consists of eight recessive bits. Error Active nodes should not include this field.
Bus Idle	The Bus Idle field is of arbitrary length. Bus Idle ends when an SOF is transmitted. If a node has a pending transmission, the SOF should be transmitted at the first bit following Intermission.

## 31.2.3 TWAI Errors

### 31.2.3.1 Error Types

Bus Errors in TWAI are categorized into the following types:

#### Bit Error

A Bit Error occurs when a node transmits a bit value (i.e., dominant or recessive) but detects an opposite bit (e.g., a dominant bit is transmitted but a recessive is detected). However, if the transmitted bit is recessive and is located in the Arbitration Field or ACK Slot or Passive Error Flag, then detecting a dominant bit will not be considered as a Bit Error.

#### Stuff Error

A stuff error occurs when six consecutive bits of the same value are detected (which violates the bit-stuffing encoding rules).

#### CRC Error

A receiver of a data or remote frame will calculate CRC based on the bits it has received. A CRC error occurs when the CRC calculated by the receiver does not match the CRC sequence in the received data or remote Frame.

#### Format Error

A Format Error occurs when a format-fixed bit field of a message contains an illegal bit. For example, the r1 and

r0 fields must be dominant.

### ACK Error

An ACK Error occurs when a transmitter does not detect a dominant bit at the ACK Slot.

### 31.2.3.2 Error States

TWAI nodes implement fault confinement by maintaining two error counters in each node, where the counter values determine the error state. The two error counters are known as the Transmit Error Counter (TEC) and Receive Error Counter (REC). TWAI has the following error states:

#### Error Active

An Error Active node is able to participate in bus communication and transmit an Active Error Flag when it detects an error.

#### Error Passive

An Error Passive node is able to participate in bus communication and transmit a Passive Error Flag when it detects an error. Error Passive nodes that have transmitted a data or remote frame must also include the Suspend Transmission field in the subsequent Interframe Space.

#### Bus Off

A Bus Off node is not permitted to influence the bus in any way (i.e., is not allowed to transmit data).

### 31.2.3.3 Error Counters

The TEC and REC are incremented/decremented according to the following rules. **Note that more than one rule can apply to a given message transfer.**

1. When a receiver detects an error, the REC is increased by 1, except when the detected error was a Bit Error during the transmission of an Active Error Flag or an Overload Flag.
2. When a receiver detects a dominant bit as the first bit after sending an Error Flag, the REC is increased by 8.
3. When a transmitter sends an Error Flag, the TEC is increased by 8. However, the following scenarios are exempt from this rule:
  - A transmitter is Error Passive and no dominant bit is detected when an Acknowledgment Error is detected and the Passive Error Flag is sent. In this case, the TEC should not be increased.
  - A transmitter transmits an Error Flag due to a Stuff Error during Arbitration. If the stuffed bit should have been recessive but was monitored as dominant, then the TEC should not be increased.
4. If a transmitter detects a Bit Error whilst sending an Active Error Flag or Overload Flag, the TEC is increased by 8.
5. If a receiver detects a Bit Error while sending an Active Error Flag or Overload Flag, the REC is increased by 8.
6. A node can tolerate up to 7 consecutive dominant bits after sending an Active/Passive Error Flag, or Overload Flag. After detecting the 14th consecutive dominant bit when sending an Active Error Flag or Overload Flag, or the 8th consecutive dominant bit following a Passive Error Flag, a transmitter will increase its TEC by 8 and a receiver will increase its REC by 8. Every additional 8 consecutive dominant bits will also increase the TEC for transmitters or REC for receivers by 8 as well.

7. When a transmitter has transmitted a message, which means getting ACK and no errors until the EOF is completed, the TEC is decremented by 1, unless the TEC is already at 0.
8. When a receiver successfully receives a message, which means getting no errors before ACK Slot and successfully sending ACK, the REC is decremented accordingly.
  - If the REC is between 1 and 127, the REC will be decremented by 1.
  - If the REC is greater than 127, the REC will be set to 127.
  - If the REC is 0, the REC will remain 0.
9. A node becomes Error Passive when its TEC and/or REC is greater than or equal to 128. Though the node becomes Error Passive, it still sends an Active Error Flag. Note that once the REC has reached to 128, any further increases to its value are invalid until the REC returns to a value less than 128.
10. A node becomes Bus Off when its TEC is greater than or equal to 256.
11. An Error Passive node becomes Error Active when both the TEC and REC are less than or equal to 127.
12. A Bus Off node can become Error Active (with both its TEC and REC reset to 0) after it monitors 128 occurrences of 11 consecutive recessive bits on the bus.

## 31.2.4 TWAI Bit Timing

### 31.2.4.1 Nominal Bit

The TWAI protocol allows a TWAI bus to operate at a particular bit rate. However, all nodes within a TWAI bus must operate at the same bit rate.

- **The Nominal Bit Rate** is defined as the number of bits transmitted per second.
- **The Nominal Bit Time** is defined as  $1/\text{Nominal Bit Rate}$ .

A single Nominal Bit Time is divided into multiple segments, and each segment is made up of multiple Time Quanta. A **Time Quantum** is a minimum unit of time, and is implemented as some form of prescaled clock signal in each node. Figure 31-5 illustrates the segments within a single Nominal Bit Time.

TWAI controllers will operate in time steps of one Time Quanta where the state of the TWAI bus is analyzed. If the bus states in two consecutive Time Quanta are different (i.e., recessive to dominant or vice versa), it means an edge is generated. The intersection of PBS1 and PBS2 is considered the Sample Point and the sampled bus value is considered the value of that bit.




Figure 31-5. Layout of a Bit



Table 31-5. Segments of a Nominal Bit Time

Segment	Description
SS	The SS (Synchronization Segment) is 1 Time Quantum long. If all nodes are perfectly synchronized, the edge of a bit will lie in the SS.
PBS1	PBS1 (Phase Buffer Segment 1) can be 1 to 16 Time Quanta long. PBS1 is meant to compensate for the physical delay times within the network. PBS1 can also be lengthened for synchronization purposes.
PBS2	PBS2 (Phase Buffer Segment 2) can be 1 to 8 Time Quanta long. PBS2 is meant to compensate for the information processing time of nodes. PBS2 can also be shortened for synchronization purposes.

### 31.2.4.2 Hard Synchronization and Resynchronization

Due to clock skew and jitter, the bit timing of nodes on the same bus may become out of phase. Therefore, a bit edge may come before or after the SS. To ensure that the internal bit timing clocks of each node are kept in phase, TWAI has various methods of synchronization. The **Phase Error “e”** is measured in the number of Time Quanta and relative to the SS.

- A positive Phase Error ( $e > 0$ ) is when the edge lies after the SS and before the Sample Point (i.e., the edge is late).
- A negative Phase Error ( $e < 0$ ) is when the edge lies after the Sample Point of the previous bit and before SS (i.e., the edge is early).

To correct for Phase Errors, there are two forms of synchronization, known as **Hard Synchronization** and **Resynchronization**. **Hard Synchronization** and **Resynchronization** obey the following rules:

- Only one synchronization may occur in a single bit time.
- Synchronizations only occurs on recessive to dominant edges.

#### Hard Synchronization

Hard Synchronization occurs on the recessive to dominant (i.e., the first SOF bit after Bus Idle) edges when the bus is idle. All nodes will restart their internal bit timings so that the recessive to dominant edge lies within the SS of the restarted bit timing.

#### Resynchronization

Resynchronization occurs on recessive to dominant edges when the bus is not idle. If the edge has a positive Phase Error ( $e > 0$ ), PBS1 is lengthened by a certain number of Time Quanta. If the edge has a negative Phase Error ( $e < 0$ ), PBS2 will be shortened by a certain number of Time Quanta.

The number of Time Quanta to lengthen or shorten depends on the magnitude of the Phase Error, and is also limited by the Synchronization Jump Width (SJW) value which is programmable.

- When the magnitude of the Phase Error (**e**) is less than or equal to the SJW, PBS1/PBS2 are lengthened/shortened by the **e** number of Time Quanta. This has a same effect as Hard Synchronization.
- When the magnitude of the Phase Error is greater to the SJW, PBS1/PBS2 are lengthened/shortened by the SJW number of Time Quanta. This means it may take multiple bits of synchronization before the Phase Error is entirely corrected.

### 31.3 Architectural Overview




Figure 31-6. TWAI Overview Diagram

The major functional blocks of the TWAI controller are shown in Figure 31-6.

#### 31.3.1 Registers Block

The ESP32-C6 CPU accesses peripherals using 32-bit aligned words. However, the majority of registers in the TWAI controller only contain useful data at the least significant byte (bits [7:0]). Therefore, in these registers, bits [31:8] are ignored on writes, and return 0 on reads.

##### Configuration Registers

The configuration registers store various configuration items for the TWAI controller such as bit rates, operation mode, Acceptance Filter, etc. Configuration registers can only be modified whilst the TWAI controller is in Reset Mode (See Section 31.4.1).

##### Command Registers

The command register is used by the CPU to drive the TWAI controller to initiate certain actions such as transmitting a message or clearing the Receive Buffer. The command register can only be modified when the TWAI controller is in Operation Mode (see section 31.4.1).

##### Interrupt & Status Registers

The interrupt register indicates what events have occurred in the TWAI controller (each event is represented by a separate bit). The status register indicates the current status of the TWAI controller.

##### Error Management Registers

The error management registers include error counters and capture registers. The error counter registers represent TEC and REC values. The capture registers will record information about instances where TWAI

controller detects a bus error, or when it loses arbitration.

### Transmit Buffer Registers

The transmit buffer is a 13-byte buffer used to store a TWAI message to be transmitted.

### Receive Buffer Registers

The Receive Buffer is a 13-byte buffer which stores a single message. The Receive Buffer acts as a window of Receive FIFO, whose first message will be mapped into the Receive Buffer.

Note that the Transmit Buffer registers, Receive Buffer registers, and the Acceptance Filter registers share the same address range (offset 0x0040 to 0x0070). Their access is governed by the following rules:

- When the TWAI controller is in Reset Mode, all reads and writes to the address range maps to the Acceptance Filter registers.
- When the TWAI controller is in Operation Mode:
  - All reads to the address range maps to the Receive Buffer registers.
  - All writes to the address range maps to the Transmit Buffer registers.

## 31.3.2 Bit Stream Processor

The Bit Stream Processing (BSP) module handles the frame processing of data from the Transmit Buffer (e.g. bit stuffing and additional CRC fields) and generates a bit stream for the Bit Timing Logic (BTL) module. At the same time, the BSP module is also responsible for processing the received bit stream (e.g., de-stuffing and verifying CRC) from the BTL module and placing the message into the Receive FIFO. The BSP will also detect errors on the TWAI bus and report them to the Error Management Logic (EML).

## 31.3.3 Error Management Logic

The Error Management Logic (EML) module updates the TEC and REC, records error information like error types and positions, and updates the error state of the TWAI controller such that the BSP module generates the correct Error Flags. Furthermore, this module also records the bit position when the TWAI controller loses arbitration.

## 31.3.4 Bit Timing Logic

The Bit Timing Logic (BTL) module transmits and receives messages at the configured bit rate. The BTL module also handles bit timing synchronization so that communication remains stable. A single bit time consists of multiple programmable segments that allows users to set the length of each segment to account for factors such as propagation delay and controller processing time, etc.

## 31.3.5 Acceptance Filter

The Acceptance Filter is a programmable message filtering unit that allows the TWAI controller to accept or reject a received message based on the message's ID field. Only accepted messages will be stored in the Receive FIFO. The Acceptance Filter's registers can be programmed to specify a single filter, or two separate filters (dual filter mode).

### 31.3.6 Receive FIFO

The Receive FIFO is a 64-byte buffer (inside the TWAI controller) that stores received messages accepted by the Acceptance Filter. Messages in the Receive FIFO can vary in size (between 3 to 13 bytes). When the Receive FIFO is full (or does not have enough space to store the current received message in its entirety), the Overrun Interrupt will be triggered, and any subsequent received messages will be lost until adequate space is cleared in the Receive FIFO. The first message in the Receive FIFO will be mapped to the 13-byte Receive Buffer until that message is cleared (using the Release Receive Buffer command bit). After being cleared, the Receive Buffer will map to the next message in the Receive FIFO, and the space occupied by the previous message in the Receive FIFO can be used to receive new messages.

## 31.4 Functional Description

### 31.4.1 Modes

The ESP32-C6 TWAI controller has two working modes: Reset Mode and Operation Mode. Reset Mode and Operation Mode are entered by setting or clearing the `TWAI_RESET_MODE` bit.

#### 31.4.1.1 Reset Mode

Entering Reset Mode is required in order to modify the various configuration registers of the TWAI controller. When entering Reset Mode, the TWAI controller is essentially disconnected from the TWAI bus. When in Reset Mode, the TWAI controller will not be able to transmit any messages (including error signals). Any transmission in progress is immediately terminated. Likewise, the TWAI controller will not be able to receive any messages either.

#### 31.4.1.2 Operation Mode

In operation mode, the TWAI controller connects to the bus and write-protect all configuration registers to ensure consistency during operation. When in Operation Mode, the TWAI controller can transmit and receive messages (including error signaling) depending on which operation sub-mode the TWAI controller was configured with. The TWAI controller supports the following operation sub-modes:

- **Normal Mode:** The TWAI controller can transmit and receive messages including error signals (such as error and overload Frames).
- **Self-test Mode:** Self-test mode is similar to normal Mode, but the TWAI controller will consider the transmission of a data or remote frame successful and do not generate an ACK error even if it was not acknowledged. This is commonly used when the TWAI controller does self-test.
- **Listen-only Mode:** The TWAI controller will be able to receive messages, but will remain completely passive on the TWAI bus. Thus, the TWAI controller will not be able to transmit any messages, acknowledgments, or error signals. The error counters will remain frozen. This mode is useful for TWAI bus monitoring.

Note that when exiting Reset Mode (i.e., entering Operation Mode), the TWAI controller must wait for 11 consecutive recessive bits to occur before being able to fully connect the TWAI bus (i.e., be able to transmit or receive).

### 31.4.2 Bit Timing

The operating bit rate of the TWAI controller must be configured whilst the TWAI controller is in Reset Mode. The bit rate is configured using `TWAI_BUS_TIMING_0_REG` and `TWAI_BUS_TIMING_1_REG`, and the two registers contain the following fields:

The following Table 31-6 illustrates the bit fields of `TWAI_BUS_TIMING_0_REG`. The frequency of the TWAI core clock has multiple clock sources that can be configured by the user as needed. See Chapter 7 *Reset and Clock* for detailed configuration instructions.

**Table 31-6. Bit Information of `TWAI_BUS_TIMING_0_REG` (0x18)**

Bit 31-16	Bit 15	Bit 14	Bit 13	Bit 12	.....	Bit 1	Bit 0
Reserved	SJW.1	SJW.0	BRP.13	BRP.12	.....	BRP.1	BRP.0

**Notes:**

- BRP: The TWAI Time Quanta clock is derived from the XTAL clock (the default is 40 MHz and is configured). The Baud Rate Prescaler (BRP) field is used to define the prescaler according to the equation below, where  $t_{Tq}$  is the Time Quanta clock cycle and  $t_{CLK}$  is TWAI core clock cycle:  

$$t_{Tq} = 2 \times t_{CLK} \times (2^{13} \times \text{BRP.13} + 2^{12} \times \text{BRP.12} + 2^{11} \times \text{BRP.11} + \dots + 2^1 \times \text{BRP.1} + 2^0 \times \text{BRP.0} + 1)$$
- SJW: Synchronization Jump Width (SJW) is configured in SJW.0 and SJW.1 where  $\text{SJW} = (2 \times \text{SJW.1} + \text{SJW.0} + 1)$

The following Table 31-7 illustrates the bit fields of `TWAI_BUS_TIMING_1_REG`.

**Table 31-7. Bit Information of `TWAI_BUS_TIMING_1_REG` (0x1c)**

Bit 31-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	SAM	PBS2.2	PBS2.1	PBS2.0	PBS1.3	PBS1.2	PBS1.1	PBS1.0

**Notes:**

- PBS1: The number of Time Quanta in Phase Buffer Segment 1 is defined according to the following equation:  $(8 \times \text{PBS1.3} + 4 \times \text{PBS1.2} + 2 \times \text{PBS1.1} + \text{PBS1.0} + 1)$
- PBS2: The number of Time Quanta in Phase Buffer Segment 2 is defined according to the following equation:  $(4 \times \text{PBS2.2} + 2 \times \text{PBS2.1} + \text{PBS2.0} + 1)$
- SAM: Enables triple sampling if set to 1. This is useful for low/medium speed buses to filter spikes on the bus line.

### 31.4.3 Interrupt Management

The ESP32-C6 TWAI controller provides eight interrupts, each represented by a single bit in the `TWAI_INT_ST_REG`. For a particular interrupt to be triggered, the corresponding enable bit in `TWAI_INT_ENA_REG` must be set.

The TWAI controller provides the following interrupts:

- Receive Interrupt
- Transmit Interrupt
- Error Warning Interrupt

- Data Overrun Interrupt
- Error Passive Interrupt
- Arbitration Lost Interrupt
- Bus Error Interrupt
- Bus Idle Status Interrupt

The TWAI controller's interrupt signal to the interrupt matrix will be asserted whenever one or more interrupt bits are set in the [TWAI\\_INT\\_ST\\_REG](#), and de-asserted when all bits in [TWAI\\_INT\\_ST\\_REG](#) are cleared. The majority of interrupt bits in [TWAI\\_INT\\_ST\\_REG](#) are automatically cleared when the register is read, except for the Receive Interrupt which can only be cleared when all the messages are released by setting the [TWAI\\_RELEASE\\_BUF](#) bit.

### 31.4.3.1 Receive Interrupt (RXI)

The Receive Interrupt (RXI) is asserted whenever the TWAI controller has received messages that are pending to be read from the Receive Buffer (i.e., when [TWAI\\_RX\\_MESSAGE\\_CNT\\_REG](#) > 0). Pending received messages includes valid messages in the Receive FIFO and also overrun messages. The RXI will not be deasserted until all pending received messages are cleared using the [TWAI\\_RELEASE\\_BUF](#) command bit.

### 31.4.3.2 Transmit Interrupt (TXI)

The Transmit Interrupt (TXI) is triggered whenever Transmit Buffer becomes free, indicating another message can be loaded into the Transmit Buffer to be transmitted. The Transmit Buffer becomes free under the following scenarios:

- A message transmission has completed successfully, i.e., acknowledged without any errors. Any failed messages will automatically be resent.
- A single shot transmission has completed (successfully or unsuccessfully, indicated by the [TWAI\\_TX\\_COMPLETE](#) bit).
- A message transmission was aborted using the [TWAI\\_ABORT\\_TX](#) command bit.

### 31.4.3.3 Error Warning Interrupt (EWI)

The Error Warning Interrupt (EWI) is triggered whenever there is a change to the [TWAI\\_ERR\\_ST](#) and [TWAI\\_BUS\\_OFF\\_ST](#) bits of the [TWAI\\_STATUS\\_REG](#) (i.e., transition from 0 to 1 or vice versa). Thus, an EWI could indicate one of the following events, depending on the values [TWAI\\_ERR\\_ST](#) and [TWAI\\_BUS\\_OFF\\_ST](#) at the moment when the EWI is triggered.

- If [TWAI\\_ERR\\_ST](#) = 0 and [TWAI\\_BUS\\_OFF\\_ST](#) = 0:
  - If the TWAI controller was in the Error Active state, it indicates both the TEC and REC have returned below the threshold value set by [TWAI\\_ERR\\_WARNING\\_LIMIT\\_REG](#).
  - If the TWAI controller was previously in the Bus Off Recovery state, it indicates that Bus Recovery has completed successfully.
- If [TWAI\\_ERR\\_ST](#) = 1 and [TWAI\\_BUS\\_OFF\\_ST](#) = 0: The TEC or REC error counters have exceeded the threshold value set by [TWAI\\_ERR\\_WARNING\\_LIMIT\\_REG](#).

- If `TWAI_ERR_ST` = 1 and `TWAI_BUS_OFF_ST` = 1: The TWAI controller has entered the `BUS_OFF` state (due to the `TEC`  $\geq$  256).
- If `TWAI_ERR_ST` = 0 and `TWAI_BUS_OFF_ST` = 1: The TWAI controller's `TEC` has dropped below the threshold value set by `TWAI_ERR_WARNING_LIMIT_REG` during `BUS_OFF` recovery.

#### 31.4.3.4 Data Overrun Interrupt (DOI)

The Data Overrun Interrupt (DOI) is triggered whenever the Receive FIFO has overrun. The DOI indicates that the Receive FIFO is full and should be cleared immediately to prevent any further overrun messages.

The DOI is only triggered by the first message that causes the Receive FIFO to overrun (i.e., the transition from the Receive FIFO not being full to the Receive FIFO overflowing). Any subsequent overrun messages will not trigger the DOI again. The DOI could be triggered again when all received messages (valid or overrun) have been cleared.

#### 31.4.3.5 Error Passive Interrupt (TXI)

The Error Passive Interrupt (EPI) is triggered whenever the TWAI controller switches from Error Active to Error Passive, or vice versa.

#### 31.4.3.6 Arbitration Lost Interrupt (ALI)

The Arbitration Lost Interrupt (ALI) is triggered whenever the TWAI controller is attempting to transmit a message and loses arbitration. The bit position where the TWAI controller lost arbitration is automatically recorded in Arbitration Lost Capture register (`TWAI_ARB_LOST_CAP_REG`). When the ALI occurs again, the Arbitration Lost Capture register will no longer record new bit location until it is cleared (via CPU reading this register).

#### 31.4.3.7 Bus Error Interrupt (BEI)

The Bus Error Interrupt (BEI) is triggered whenever TWAI controller detects an error on the TWAI bus. When a bus error occurs, the Bus Error type and its bit position are automatically recorded in the Error Code Capture register (`TWAI_ERR_CODE_CAP_REG`). When the BEI occurs again, the Error Code Capture register will no longer record new error information until it is cleared (via a read from the CPU).

#### 31.4.3.8 Bus Idle Status Interrupt (BISI)

The Bus Idle Status Interrupt (BISI) is triggered when the number of clock cycles of the TWAI controller in the idle status exceeds the pre-configured value in the `TWAI_IDLE_INTR_CNT_REG` register. Users can configure this interrupt to get the TWAI controller idle status and further decide whether to turn off the external TWAI receiver to reduce the overall power consumption (see Section 31.4.10).

### 31.4.4 Transmit and Receive Buffers

#### 31.4.4.1 Overview of Buffers

**Table 31-8. Buffer Layout for Standard Frame Format and Extended Frame Format**

Standard Frame Format (SFF)		Extended Frame Format (EFF)	
Offset Address	Content	Offset Address	Content
0x40	TX/RX frame information	0x40	TX/RX frame information
0x44	TX/RX identifier 1	0x44	TX/RX identifier 1
0x48	TX/RX identifier 2	0x48	TX/RX identifier 2
0x4c	TX/RX data byte 1	0x4c	TX/RX identifier 3
0x50	TX/RX data byte 2	0x50	TX/RX identifier 4
0x54	TX/RX data byte 3	0x54	TX/RX data byte 1
0x58	TX/RX data byte 4	0x58	TX/RX data byte 2
0x5c	TX/RX data byte 5	0x5c	TX/RX data byte 3
0x60	TX/RX data byte 6	0x60	TX/RX data byte 4
0x64	TX/RX data byte 7	0x64	TX/RX data byte 5
0x68	TX/RX data byte 8	0x68	TX/RX data byte 6
0x6c	reserved	0x6c	TX/RX data byte 7
0x70	reserved	0x70	TX/RX data byte 8

Table 31-8 illustrates the layout of the Transmit Buffer and Receive Buffer registers. Both the Transmit and Receive Buffer registers share the same address space and are only accessible when the TWAI controller is in Operation Mode. The CPU accesses Transmit Buffer registers for write operations, and Receive Buffer registers for read operations. Both buffers share the exact same register layout and fields to store a message (received or to be transmitted). The Transmit Buffer registers are used to configure a TWAI message to be transmitted. The CPU would write to the Transmit Buffer registers specifying the message's frame type, frame format, frame ID, and frame data (payload). Once the Transmit Buffer is configured, the CPU would then initiate the transmission by setting the `TWAI_TX_REQ` bit in `TWAI_CMD_REG`.

- For a self-reception request, set the `TWAI_SELF_RX_REQ` bit instead.
- For a single-shot transmission, set both the `TWAI_TX_REQ` and the `TWAI_ABORT_TX` simultaneously.

The Receive Buffer registers map the first message in the Receive FIFO. The CPU would read the Receive Buffer registers to obtain the first message's frame type, frame format, frame ID, and frame data (payload). Once the message has been read from the Receive Buffer registers, the CPU can set the `TWAI_RELEASE_BUF` bit in `TWAI_CMD_REG` to clear the Receive Buffer registers. If there are still messages in the Receive FIFO, the Receive Buffer registers will map the first of the remaining messages again.

### 31.4.4.2 Frame Information

The frame information is one byte long and specifies a message's frame type, frame format, and length of data. The frame information fields are shown in Table 31-9.

**Table 31-9. TX/RX Frame Information (SFF/EFF) TWAI Address 0x40**

Bit 31-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	FF <sup>1</sup>	RTR <sup>2</sup>	X <sup>3</sup>	X <sup>3</sup>	DLC.3 <sup>4</sup>	DLC.2 <sup>4</sup>	DLC.1 <sup>4</sup>	DLC.0 <sup>4</sup>

#### Notes:

1. FF: The Frame Format (FF) bit specifies whether the message is Extended Frame Format (EFF) or Standard



Frame Format (SFF). The message is EFF when FF bit is 1, and SFF when FF bit is 0.

2. RTR: The Remote Transmission Request (RTR) bit specifies whether the message is a data frame or a remote frame. The message is a remote frame when the RTR bit is 1, and a data frame when the RTR bit is 0.
3. X: Don't care, can be any value.
4. DLC: The Data Length Code (DLC) field specifies the number of data bytes for a data frame, or the number of data bytes to request in a remote frame. TWAI data frames are limited to a maximum payload of 8 data bytes, and thus the DLC should range anywhere from 0 to 8.

### 31.4.4.3 Frame Identifier

The Frame Identifier fields occupies two-byte (11-bit) long if the message is SFF, and four-byte (29-bit) long if the message is EFF.

The Frame Identifier fields for an SFF (11-bit) message is shown in Table 31-10 ~ 31-11.

**Table 31-10. TX/RX Identifier 1 (SFF); TWAI Address 0x44**

Bit 31-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	ID.10	ID.9	ID.8	ID.7	ID.6	ID.5	ID.4	ID.3

**Table 31-11. TX/RX Identifier 2 (SFF); TWAI Address 0x48**

Bit 31-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	ID.2	ID.1	ID.0	X <sup>1</sup>	X <sup>2</sup>	X <sup>2</sup>	X <sup>2</sup>	X <sup>2</sup>

#### Notes:

1. Don't care. Recommended to be compatible with receive buffer (i.e., set to RTR ) in case of using the self reception functionality (or together with self-test functionality).
2. Don't care. Recommended to be compatible with receive buffer (i.e., set to 0 ) in case of using the self reception functionality (or together with self-test functionality).

The Frame Identifier fields for an EFF (29-bits) message is shown in Table 31-12 ~ 31-15.

**Table 31-12. TX/RX Identifier 1 (EFF); TWAI Address 0x44**

Bit 31-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	ID.28	ID.27	ID.26	ID.25	ID.24	ID.23	ID.22	ID.21

**Table 31-13. TX/RX Identifier 2 (EFF); TWAI Address 0x48**

Bit 31-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	ID.20	ID.19	ID.18	ID.17	ID.16	ID.15	ID.14	ID.13

**Table 31-14. TX/RX Identifier 3 (EFF); TWAI Address 0x4c**

Bit 31-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved								

Reserved	ID.12	ID.11	ID.10	ID.9	ID.8	ID.7	ID.6	ID.5
----------	-------	-------	-------	------	------	------	------	------

**Table 31-15. TX/RX Identifier 4 (EFF); TWAI Address 0x50**

Bit 31-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	ID.4	ID.3	ID.2	ID.1	ID.0	X <sup>1</sup>	X <sup>2</sup>	X <sup>2</sup>

**Notes:**

1. Don't care. Recommended to be compatible with receive buffer (i.e., set to RTR ) in case of using the self reception functionality (or together with self-test functionality).
2. Don't care. Recommended to be compatible with receive buffer (i.e., set to 0 ) in case of using the self reception functionality (or together with self-test functionality).

#### 31.4.4.4 Frame Data

The Frame Data field contains the payloads of transmitted or received data frame, and can range from 0 to 8 bytes. The number of valid bytes should be equal to the DLC. However, if the DLC is larger than eight bytes, the number of valid bytes would still be limited to eight. Remote frames do not have data payloads, so their Frame Data fields will be unused.

For example, when transmitting a data frame with five bytes, the CPU should write five to the DLC field, and then write data to the corresponding register of the first to the fifth data field. Likewise, when the CPU receives a data frame with a DLC of five data bytes, only the first to the fifth data byte will contain valid payload data for the CPU to read.

#### 31.4.5 Receive FIFO and Data Overruns

The Receive FIFO is a 64-byte internal buffer used to store received messages in First In First Out order. A single received message can occupy between 3 to 13 bytes of space in the Receive FIFO, and their endianness is identical to the register layout of the Receive Buffer registers. The Receive Buffer registers are mapped to the bytes of the first message in the Receive FIFO.

When the TWAI controller receives a message, it will increment the value of [TWAI\\_RX\\_MESSAGE\\_COUNTER](#) by 1, with a maximum of 64. If there is adequate space in the Receive FIFO, the message contents will be written into the Receive FIFO. Once a message has been read from the Receive Buffer, the [TWAI\\_RELEASE\\_BUF](#) bit should be set. This will decrement [TWAI\\_RX\\_MESSAGE\\_COUNTER](#) by 1 and free the space occupied by the first message in the Receive FIFO. The Receive Buffer will then map to the next message in the Receive FIFO.

A data overrun occurs when the TWAI controller receives a message, but the Receive FIFO lacks adequate free space to store the received message in its entirety (either due to the message contents being larger than the free space in the Receive FIFO, or the Receive FIFO being completely full).

When a data overrun occurs:

- The free space left in the Receive FIFO is filled with the partial contents of the overrun message. If the Receive FIFO is already full, then none of the overrun message's contents will be stored.
- When data in the Receive FIFO overruns for the first time, a Data Overrun Interrupt will be triggered.
- Each overrun message will still increment the [TWAI\\_RX\\_MESSAGE\\_COUNTER](#) up to a maximum of 64.

- The Receive FIFO will internally mark overrun messages as invalid. The `TWAI_MISS_ST` bit can be used to determine whether the message currently mapped to by the Receive Buffer is valid or overrun.

To clear an overrun Receive FIFO, the `TWAI_RELEASE_BUF` must be called repeatedly until `TWAI_RX_MESSAGE_COUNTER` is 0. This requires users to read all valid messages in the Receive FIFO and clear all overrun messages.

### 31.4.6 Acceptance Filter

The Acceptance Filter allows the TWAI controller to filter out received messages based on their ID (and optionally their first data byte and frame type). Only accepted messages are passed on to the Receive FIFO. The use of Acceptance Filters allows a more lightweight operation of the TWAI controller (e.g., less use of Receive FIFO, fewer Receive Interrupts) since the TWAI Controller only need to handle a subset of messages.

The Acceptance Filter configuration registers can only be accessed whilst the TWAI controller is in Reset Mode, since they share the same address spaces with the Transmit Buffer and Receive Buffer registers.

The configuration registers consist of a 32-bit Acceptance Code Value and a 32-bit Acceptance Mask Value. The Acceptance Code value specifies a bit pattern which each filtered bit of the message must match in order for the message to be accepted. The Acceptance Mask Value is able to mask out certain bits of the Code value (i.e., set as “Don’t Care” bits). Each filtered bit of the message must either match the acceptance code or be masked in order for the message to be accepted, as demonstrated in Figure 31-7.




Figure 31-7. Acceptance Filter

The TWAI controller Acceptance Filter allows the 32-bit Acceptance Code and Mask Values to either define a single filter (i.e., Single Filter Mode), or two filters (i.e., Dual Filter Mode). How the Acceptance Filter interprets the 32-bit code and mask values is dependent on filter mode and the format of received messages (i.e., SFF or EFF).

#### 31.4.6.1 Single Filter Mode

Single Filter Mode is enabled by setting the `TWAI_RX_FILTER_MODE` bit to 1. This will cause the 32-bit code and mask values to define a single filter. The single filter can filter the following bits of a data or remote frame:

- SFF
  - The entire 11-bit ID
  - RTR bit
  - Data byte 1 and Data byte 2

- EFF
  - The entire 29-bit ID
  - RTR bit

The following Figure 31-8 illustrates how the 32-bit code and mask values will be interpreted under Single Filter Mode.




Figure 31-8. Single Filter Mode

### 31.4.6.2 Dual Filter Mode

Dual Filter Mode is enabled by clearing the [TWAI\\_RX\\_FILTER\\_MODE](#) bit to 0. This will cause the 32-bit code and mask values to define a two separate filters referred to as filter 1 or filter 2. Under Dual Filter Mode, a message will be accepted if it is accepted by one of the two filters.

The two filters can filter the following bits of a data or remote frame:

- SFF
  - The entire 11-bit ID
  - RTR bit
  - Data byte 1 (for filter 1 only)
- EFF
  - The first 16 bits of the 29-bit ID

The following Figure 31-9 illustrates how the 32-bit code and mask values will be interpreted in Dual Filter Mode.

### 31.4.7 Error Management

The TWAI protocol requires that each TWAI node maintains the Transmit Error Counter (TEC) and Receive Error Counter (REC). The value of both error counters determines the current error state of the TWAI controller (i.e., Error Active, Error Passive, Bus-Off). The TWAI controller stores the TEC and REC values in [TWAI\\_TX\\_ERR\\_CNT\\_REG](#) and [TWAI\\_RX\\_ERR\\_CNT\\_REG](#) respectively, and they can be read by the CPU




Figure 31-9. Dual Filter Mode

anytime. In addition to the error states, the TWAI controller also offers an Error Warning Limit (EWL) feature that can warn users of the occurrence of severe bus errors before the TWAI controller enters the Error Passive state.

The current error state of the TWAI controller is indicated via a combination of the following values and status bits: TEC, REC, [TWAI\\_ERR\\_ST](#), and [TWAI\\_BUS\\_OFF\\_ST](#). Certain changes to these values and bits will also trigger interrupts, thus allowing the users to be notified of error state transitions (see section 31.4.3). The following figure 31-10 shows the relation between the error states, values and bits, and error state related interrupts.

### 31.4.7.1 Error Warning Limit

The Error Warning Limit (EWL) is a configurable threshold value for the TEC and REC, which will trigger an interrupt when exceeded. The EWL is intended to serve as a warning about severe TWAI bus errors, and is triggered before the TWAI controller enters the Error Passive state. The EWL is configured in [TWAI\\_ERR\\_WARNING\\_LIMIT\\_REG](#) and can only be configured whilst the TWAI controller is in Reset Mode. The [TWAI\\_ERR\\_WARNING\\_LIMIT\\_REG](#) has a default value of 96.

When the values of TEC and/or REC are larger than or equal to the EWL value, the [TWAI\\_ERR\\_ST](#) bit is immediately set to 1. Likewise, when the values of both the TEC and REC are smaller than the EWL value, the [TWAI\\_ERR\\_ST](#) bit is immediately reset to 0. The Error Warning Interrupt is triggered whenever the value of the




Figure 31-10. Error State Transition

[TWAI\\_ERR\\_ST](#) bit (or the [TWAI\\_BUS\\_OFF\\_ST](#)) changes.

### 31.4.7.2 Error Passive

The TWAI controller is in the Error Passive state when the TEC or REC value exceeds 127. Likewise, when both the TEC and REC are less than or equal to 127, the TWAI controller enters the Error Active state. The Error Passive Interrupt is triggered whenever the TWAI controller transitions from the Error Active state to the Error Passive state or vice versa.

### 31.4.7.3 Bus-Off and Bus-Off Recovery

The TWAI controller enters the Bus-Off state when the TEC value exceeds 255. On entering the Bus-Off state, the TWAI controller will automatically do the following:

- Set REC to 0
- Set TEC to 127
- Set the [TWAI\\_BUS\\_OFF\\_ST](#) bit to 1
- Enter Reset Mode

The Error Warning Interrupt is triggered whenever the value of the [TWAI\\_BUS\\_OFF\\_ST](#) bit (or the [TWAI\\_ERR\\_ST](#) bit) changes.

To return to the Error Active state, the TWAI controller must undergo Bus-Off Recovery. Bus-Off Recovery requires the TWAI controller to observe 128 occurrences of 11 consecutive recessive bits on the bus. To initiate Bus-Off Recovery (after entering the Bus-Off state), the TWAI controller should enter Operation Mode by setting the [TWAI\\_RESET\\_MODE](#) bit to 0. The TEC tracks the progress of Bus-Off Recovery by decrementing the TEC each time when the TWAI controller observes 11 consecutive recessive bits. When Bus-Off Recovery has completed (i.e., TEC has decremented from 127 to 0), the [TWAI\\_BUS\\_OFF\\_ST](#) bit will automatically be reset to 0, thus triggering the Error Warning Interrupt.

### 31.4.8 Error Code Capture

The Error Code Capture (ECC) feature allows the TWAI controller to record the error type and bit position of a TWAI bus error in the form of an error code. Upon detecting a TWAI bus error, the Bus Error Interrupt is triggered and the error code is recorded in `TWAI_ERR_CODE_CAP_REG`. Subsequent bus errors will trigger the Bus Error Interrupt, but their error codes will not be recorded until the current error code is read from the `TWAI_ERR_CODE_CAP_REG`.

The following Table 31-16 shows the fields of the `TWAI_ERR_CODE_CAP_REG`:

**Table 31-16. Bit Information of `TWAI_ERR_CODE_CAP_REG` (0x30)**

Bit 31-8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	ERRC.1 <sup>1</sup>	ERRC.0 <sup>1</sup>	DIR <sup>2</sup>	SEG.4 <sup>3</sup>	SEG.3 <sup>3</sup>	SEG.2 <sup>3</sup>	SEG.1 <sup>3</sup>	SEG.0 <sup>3</sup>

**Notes:**

- ERRC: The Error Code (ERRC) indicates the type of bus error: 00 for bit error, 01 for format error, 10 for stuff error, and 11 for other types of error.
- DIR: The Direction (DIR) indicates whether the TWAI controller was transmitting or receiving when the bus error occurred: 0 for transmitter, 1 for receiver.
- SEG: The Error Segment (SEG) indicates the segment of the TWAI message at which the bus error occurred.

The following Table 31-17 shows how to interpret the SEG.0 to SEG.4 bits.

**Table 31-17. Bit Information of Bits SEG.4 - SEG.0**

Bit SEG.4	Bit SEG.3	Bit SEG.2	Bit SEG.1	Bit SEG.0	Description
0	0	0	1	1	start of frame
0	0	0	1	0	ID.28 ~ ID.21
0	0	1	1	0	ID.20 ~ ID.18
0	0	1	0	0	bit SRTR
0	0	1	0	1	bit IDE
0	0	1	1	1	ID.17 ~ ID.13
0	1	1	1	1	ID.12 ~ ID.5
0	1	1	1	0	ID.4 ~ ID.0
0	1	1	0	0	bit RTR
0	1	1	0	1	reserved bit 1
0	1	0	0	1	reserved bit 0
0	1	0	1	1	data length code
0	1	0	1	0	data field
0	1	0	0	0	CRC sequence
1	1	0	0	0	CRC delimiter
1	1	0	0	1	ACK slot
1	1	0	1	1	ACK delimiter
1	1	0	1	0	end of frame
1	0	0	1	0	intermission

**Cont'd on next page**

Table 31-17 – cont'd from previous page

Bit SEG.4	Bit SEG.3	Bit SEG.2	Bit SEG.1	Bit SEG.0	Description
1	0	0	0	1	active error flag
1	0	1	1	0	passive error flag
1	0	0	1	1	tolerate dominant bits
1	0	1	1	1	error delimiter
1	1	1	0	0	overload flag

**Notes:**

- Bit SRTR: under Standard Frame Format.
- Bit IDE: Identifier Extension Bit, 0 for Standard Frame Format.

**31.4.9 Arbitration Lost Capture**

The Arbitration Lost Capture (ALC) feature allows the TWAI controller to record the bit position where it loses arbitration. When the TWAI controller loses arbitration, the bit position is recorded in `TWAI_ARB_LOST_CAP_REG` and the Arbitration Lost Interrupt is triggered.

Subsequent losses in arbitration will trigger the Arbitration Lost Interrupt, but will not be recorded in `TWAI_ARB_LOST_CAP_REG` until the current Arbitration Lost Capture is read from the `TWAI_ERR_CODE_CAP_REG`.

Table 31-18 illustrates bits and fields of `TWAI_ERR_CODE_CAP_REG` whilst Figure 31-11 illustrates the bit positions of a TWAI message.




Figure 31-11. Positions of Arbitration Lost Bits

Table 31-18. Bit Information of `TWAI_ARB_LOST_CAP_REG` (0x2c)

Bit 31-5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Reserved	BITNO.4 <sup>1</sup>	BITNO.3 <sup>1</sup>	BITNO.2 <sup>1</sup>	BITNO.1 <sup>1</sup>	BITNO.0 <sup>1</sup>

**Notes:**

- BITNO: Bit Number (BITNO) indicates the nth bit of a TWAI message where arbitration was lost.

**31.4.10 Transceiver Auto-Standby**

It is common for TWAI transceivers to support a standby mode to lower power consumption. TWAI transceivers will generally expose a standby signal that is asserted by the connected TWAI controller, thus allowing the controller to place the transceiver into standby when appropriate (e.g., when the bus will be idle for an extended period of time). Transceivers will exit standby mode if the controller de-asserts the standby signal, or if the transceiver detects bus activity (also known as a wake-up feature).

ESP32-C6's TWAI controller supports both hardware control (i.e., automatic) and software control (i.e., manual)



of the standby signal to control the switching of TWAI transceivers connected to the chip. When hardware controlled, the TWAI controller will automatically assert the standby signal when the bus remains idle for longer than a configurable amount of time. When software controlled, the standby signal can be manually asserted/de-asserted directly by software.

- Hardware output:
  1. Set the [TWAI\\_HW\\_STANDBY\\_EN](#) field in the [TWAI\\_HW\\_CFG\\_REG](#) register to enable standby function for hardware.
  2. Configure the [TWAI\\_HW\\_STANDB\\_CNT\\_REG](#) register. This register indicates the time required before hardware trigger the standby signal after entering idle status, in which the value indicates the number of cycles of the TWAI controller operating clock (40 MHz by default).
- Software output:
  1. Set the [TWAI\\_SW\\_STANDBY\\_EN](#) field in the [TWAI\\_SW\\_STANDBY\\_CFG\\_REG](#) register to generate standby signal in the TWAI controller.

The standby signal generated using either of the above methods will be pulled down (cleared) when either of the following conditions is met:

1. The standby signal will be automatically cleared when the TWAI controller exits the idle status.
2. Users can also pull down the standby signal by setting the [TWAI\\_SW\\_STANDBY\\_CLR](#) field in the [TWAI\\_SW\\_STANDBY\\_CFG\\_REG](#) register.

## 31.5 Register Summary

'|' here means separate line to distinguish between TWAI working modes discussed in Section 31.4.1 *Modes*. The left describes the access in Operation Mode. The right belongs to Reset Mode and is marked in red. The addresses in this section are relative to Two-wire Automotive Interface base address provided in Table 4-2 in Chapter 4 *System and Memory*.


The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Configuration Registers</b>			
TWAI_MODE_REG	Mode Register	0x0000	R/W
TWAI_BUS_TIMING_0_REG	Bus Timing Register 0	0x0018	RO   R/W
TWAI_BUS_TIMING_1_REG	Bus Timing Register 1	0x001C	RO   R/W
TWAI_ERR_WARNING_LIMIT_REG	Error Warning Limit Register	0x0034	RO   R/W
TWAI_DATA_0_REG	Data Register 0	0x0040	WO   R/W
TWAI_DATA_1_REG	Data Register 1	0x0044	WO   R/W
TWAI_DATA_2_REG	Data Register 2	0x0048	WO   R/W
TWAI_DATA_3_REG	Data Register 3	0x004C	WO   R/W
TWAI_DATA_4_REG	Data Register 4	0x0050	WO   R/W
TWAI_DATA_5_REG	Data Register 5	0x0054	WO   R/W
TWAI_DATA_6_REG	Data Register 6	0x0058	WO   R/W
TWAI_DATA_7_REG	Data Register 7	0x005C	WO   R/W
TWAI_DATA_8_REG	Data Register 8	0x0060	WO   RO
TWAI_DATA_9_REG	Data Register 9	0x0064	WO   RO
TWAI_DATA_10_REG	Data Register 10	0x0068	WO   RO
TWAI_DATA_11_REG	Data Register 11	0x006C	WO   RO
TWAI_DATA_12_REG	Data Register 12	0x0070	WO   RO
TWAI_CLOCK_DIVIDER_REG	Clock Divider Register	0x007C	varies
TWAI_SW_STANDBY_CFG_REG	Software Standby Register	0x0080	R/W   R/W
TWAI_HW_CFG_REG	Software Standby Register	0x0084	R/W   R/W
TWAI_HW_STANDBY_CNT_REG	Standby Time Length Register	0x0088	R/W   R/W
TWAI_IDLE_INTR_CNT_REG	Idle Status Time Length Register	0x008C	R/W   R/W
<b>Control Registers</b>			
TWAI_CMD_REG	Command Register	0x0004	WO
<b>Status Register</b>			
TWAI_STATUS_REG	Status Register	0x0008	RO
TWAI_ARB_LOST_CAP_REG	Arbitration Lost Capture Register	0x002C	RO
TWAI_ERR_CODE_CAP_REG	Error Code Capture Register	0x0030	RO
TWAI_RX_ERR_CNT_REG	Receive Error Counter Register	0x0038	RO   R/W
TWAI_TX_ERR_CNT_REG	Transmit Error Counter Register	0x003C	RO   R/W
TWAI_RX_MESSAGE_CNT_REG	Receive Message Counter Register	0x0074	RO
<b>Interrupt Registers</b>			
TWAI_INT_ST_REG	Interrupt Register	0x000C	RO
TWAI_INT_ENA_REG	Interrupt Enable Register	0x0010	R/W

## 31.6 Registers

'|' here means separate line. The left describes the access in Operation Mode. The right belongs to Reset Mode with red color. The addresses in this section are relative to Two-wire Automotive Interface base address (each TWAI 0 and TWAI 1 has an individual base address) provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 31.1. TWAI\_MODE\_REG (0x0000)**



**TWAI\_RESET\_MODE** Configures the Operation mode of the TWAI Controller.

- 0: Operation mode
  - 1: Reset mode
- (R/W)

**TWAI\_LISTEN\_ONLY\_MODE** Configures whether to enter the Listen-only mode.

- 0: No effect
  - 1: Listen-only mode. In this mode, the nodes will only receive messages from the bus, without generating the acknowledge signal or updating the RX error counter.
- (R/W)


**TWAI\_SELF\_TEST\_MODE** Configures whether to enter the Self-test mode.

- 0: No effect
  - 1: Enter the Self-test mode. In this mode, the TX nodes can perform a successful transmission without receiving the acknowledge signal. This mode is often used to test a single node with the self-reception request command.
- (R/W)

**TWAI\_RX\_FILTER\_MODE** Configures the filter mode.

- 0: Dual-filter mode
  - 1: Single-filter mode
- (R/W)

## Register 31.2. TWAI\_BUS\_TIMING\_0\_REG (0x0018)



**TWAI\_BAUD\_PRESC** Configures baud rate prescaler value, determining the frequency dividing ratio.


0: Low

1: High

(RO | R/W)

**TWAI\_SYNC\_JUMP\_WIDTH** Configures Synchronization Jump Width (SJW), ranging from 1 ~ 4 T<sub>q</sub> wide. (RO | R/W)

## Register 31.3. TWAI\_BUS\_TIMING\_1\_REG (0x001C)



**TWAI\_TIME\_SEG1** Configures the width of PBS1. (RO | R/W)

**TWAI\_TIME\_SEG2** Configures the width of PBS2. (RO | R/W)


**TWAI\_TIME\_SAMP** Configures the number of sample points.

0: The bus is sampled once

1: The bus is sampled three times


(RO | R/W)

## Register 31.4. TWAI\_ERR\_WARNING\_LIMIT\_REG (0x0034)



**TWAI\_ERR\_WARNING\_LIMIT** Configures error warning threshold. In the case when any of an error counter value exceeds the threshold, or all the error counter values are below the threshold, an error warning interrupt will be triggered. Valid only when the enable signal is 1. (RO | R/W)


## Register 31.5. TWAI\_DATA\_0\_REG (0x0040)



**TWAI\_TX\_BYTE\_0** Configures the 0th byte information of the data to be transmitted in Operation mode. (WO)

**TWAI\_ACCEPTANCE\_CODE\_0** Configures the 0th byte of the filter code in Reset mode. (R/W)


**Register 31.6. TWAI\_DATA\_1\_REG (0x0044)**



**TWAI\_TX\_BYTE\_1** Configures the 1st byte information of the data to be transmitted in Operation mode. (WO)

**TWAI\_ACCEPTANCE\_CODE\_1** Configures the 1st byte of the filter code in Reset mode. (R/W)


**Register 31.7. TWAI\_DATA\_2\_REG (0x0048)**



**TWAI\_TX\_BYTE\_2** Configures the 2nd byte information of the data to be transmitted in Operation mode. (WO)

**TWAI\_ACCEPTANCE\_CODE\_2** Configures the 2nd byte of the filter code in Reset mode. (R/W)


**Register 31.8. TWAI\_DATA\_3\_REG (0x004C)**



**TWAI\_TX\_BYTE\_3** Configures the 3rd byte information of the data to be transmitted in Operation mode. (WO)

**TWAI\_ACCEPTANCE\_CODE\_3** Configures the 3rd byte of the filter code in Reset mode. (R/W)


**Register 31.9. TWAI\_DATA\_4\_REG (0x0050)**



**TWAI\_TX\_BYTE\_4** Configures the 4th byte information of the data to be transmitted in Operation mode. (WO)


**TWAI\_ACCEPTANCE\_MASK\_0** Configures the 0th byte of the filter code in Reset mode.

- 1: nihao
  - 2: world
  - 3: success
- (R/W)

**Register 31.10. TWAI\_DATA\_5\_REG (0x0054)**

**TWAI\_TX\_BYTE\_5** Configures the 5th byte information of the data to be transmitted in Operation mode. (WO)

**TWAI\_ACCEPTANCE\_MASK\_1** Configures the 1st byte of the filter code in Reset mode. (R/W)


**Register 31.11. TWAI\_DATA\_6\_REG (0x0058)**

**TWAI\_TX\_BYTE\_6** Configures the 6th byte information of the data to be transmitted in Operation mode. (WO)

**TWAI\_ACCEPTANCE\_MASK\_2** Configures the 2nd byte of the filter code in Reset mode. (R/W)




**Register 31.12. TWAI\_DATA\_7\_REG (0x005C)**



**TWAI\_TX\_BYTE\_7** Configures the 7th byte information of the data to be transmitted in Operation mode. (WO)


**TWAI\_ACCEPTANCE\_MASK\_3** Configures the 3rd byte of the filter code in Reset mode. (R/W)

**Register 31.13. TWAI\_DATA\_8\_REG (0x0060)**




**TWAI\_TX\_BYTE\_8** Configures the 8th byte information of the data to be transmitted in Operation mode. (WO)

**Register 31.14. TWAI\_DATA\_9\_REG (0x0064)**




**TWAI\_TX\_BYTE\_9** Configures the 9th byte information of the data to be transmitted in Operation mode. (WO)

**Register 31.15. TWAI\_DATA\_10\_REG (0x0068)**




**TWAI\_TX\_BYTE\_10** Configures the 10th byte information of the data to be transmitted in Operation mode. (WO)

**Register 31.16. TWAI\_DATA\_11\_REG (0x006C)**



**TWAI\_TX\_BYTE\_11** Configures the 11th byte information of the data to be transmitted in Operation mode. (WO)

**Register 31.17. TWAI\_DATA\_12\_REG (0x0070)**



**TWAI\_TX\_BYTE\_12** Configures the 12th byte information of the data to be transmitted in Operation mode. (WO)

**Register 31.18. TWAI\_CLOCK\_DIVIDER\_REG (0x007C)**

(reserved)										TWAI_CLOCK_OFF		TWAI_CD		
31										9	8	7	0	
0 0 0 0 0 0 0 0 0 0										0		0x0		Reset

**TWAI\_CD** Configures the divisor of the external CLKOUT pin. (R/W)

**TWAI\_CLOCK\_OFF** Configures whether or not to enable the external CLKOUT pin in Reset mode.

0: Enable the external CLKOUT pin

1: Disable the external CLKOUT pin

(RO | R/W)

**Register 31.19. TWAI\_SW\_STANDBY\_CFG\_REG (0x0080)**

(reserved)										TWAI_SW_STANDBY_CLR		TWAI_SW_STANDBY_EN		
31										2	1	0		
0x0										0		0		Reset

**TWAI\_SW\_STANDBY\_CLR** Configures whether to clear standby signals with software.

0: No effect

1: Clear standby signals

(R/W | R/W)


**TWAI\_SW\_STANDBY\_EN** Configures whether to set standby signals with software.

0: No effect

1: Set standby signals

(R/W | R/W)

## Register 31.20. TWAI\_HW\_CFG\_REG (0x0084)




**TWAI\_HW\_STANDBY\_EN** Configures whether to enable the standby function for hardware.

0: No effect

1: Enable the standby function for hardware

(R/W | R/W)


## Register 31.21. TWAI\_HW\_STANDBY\_CNT\_REG (0x0070)



**TWAI\_STANDBY\_WAIT\_CNT** Configures the time required before hardware triggers the standby signal after entering idle status. (R/W | R/W)

Measurement unit: TWAI controller clock cycles.

## Register 31.22. TWAI\_IDLE\_INTR\_CNT\_REG (0x0070)



**TWAI\_IDLE\_INTR\_CNT** Configures the time required before hardware generates the bus idle status interrupt signal after entering idle status. (R/W | R/W)

Measurement unit: TWAI controller clock cycles.

**Register 31.23. TWAI\_CMD\_REG (0x0004)**

<i>(reserved)</i>																<i>TWAI_SELF_RX_REQ</i>					<i>TWAI_CLR_OVERRUN</i>	<i>TWAI_RELEASE_BUF</i>	<i>TWAI_ABORT_TX</i>	<i>TWAI_TX_REQ</i>		
31															5	4	3	2	1	0						Reset
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														0 0 0 0 0					0 0 0 0 0							

**TWAI\_TX\_REQ** Configures whether to drive nodes to start transmission.

0: No effect

1: Drive nodes to start transmission

(WO)

**TWAI\_ABORT\_TX** Configures whether to cancel a pending transmission request.

0: No effect

1: Cancel a pending transmission request

(WO)

**TWAI\_RELEASE\_BUF** Configures whether to release the RX buffer.

0: No effect

1: Release the RX buffer

(WO)

**TWAI\_CLR\_OVERRUN** Configures whether to clear the data overrun status bit.

0: No effect

1: Clear the data overrun status bit

(WO)

**TWAI\_SELF\_RX\_REQ** Configures whether to allow a message be transmitted and received simultaneously.

0: No effect

1: Allow a message to be transmitted and received simultaneously

(WO)

## Register 31.24. TWAI\_STATUS\_REG (0x0008)

(reserved)											TWAI_MISS_ST TWAI_BUS_OFF_ST TWAI_ERR_ST TWAI_TX_ST TWAI_RX_ST TWAI_TX_COMPLETE TWAI_TX_BUF_ST TWAI_OVERRUN_ST TWAI_RX_BUF_ST									
31										9	8	7	6	5	4	3	2	1	0	
0									0	0	0	0	0	0	1	1	0	0	Reset	

**TWAI\_RX\_BUF\_ST** Represents whether or not the RX buffer is empty.

0: Empty

1: Not empty, with at least one received data packet.

(RO)

**TWAI\_OVERRUN\_ST** Represents whether or not the RX FIFO is full.

0: Not full

1: Full, and data overrun has occurred

(RO)

**TWAI\_TX\_BUF\_ST** Represents whether or not the TX buffer is empty.

0: Not empty

1: Empty, and the CPU may write a message into it

(RO)

**TWAI\_TX\_COMPLETE** Represents whether or not the TWAI controller has received a packet from the bus.

0: Not received

1: Received

(RO)

**TWAI\_RX\_ST** Represents whether or not the TWAI Controller is receiving a message from the bus.

0: Not receiving

1: Receiving

(RO)

**TWAI\_TX\_ST** Represents whether or not the TWAI Controller is transmitting a message to the bus.

0: Not transmitting

1: Transmitting

(RO)

**TWAI\_ERR\_ST** Represents at least one of the RX/TX error counter has reached or exceeded the value set in register [TWAI\\_ERR\\_WARNING\\_LIMIT\\_REG](#). (RO)

**TWAI\_BUS\_OFF\_ST** Represents whether or not the TWAI Controller involves in bus activities in bus-off status.

0: Involved

1: No longer involved

(RO)


**TWAI\_MISS\_ST** Represents whether or not the data packet in the RX FIFO is complete.

0: The current packet is complete

1: The current packet is missing


(RO)

## Register 31.25. TWAI\_ARB\_LOST\_CAP\_REG (0x002C)



**TWAI\_ARB\_LOST\_CAP** Represents the bit position of lost arbitration. (RO)

## Register 31.26. TWAI\_ERR\_CODE\_CAP\_REG (0x0030)



**TWAI\_ECC\_SEGMENT** Represents the location of errors, see Table 31-16 for details. (RO)

**TWAI\_ECC\_DIRECTION** Represents transmission direction of the node when an error occurs.

0: Error occurs when transmitting a message

1: Error occurs when receiving a message

(RO)

**TWAI\_ECC\_TYPE** Represents error types.

0: Bit error


1: Form error

2: Stuff error

3: Others


(RO)

## Register 31.27. TWAI\_RX\_ERR\_CNT\_REG (0x0038)




**TWAI\_RX\_ERR\_CNT** The RX error counter register, reflects value changes in reception status. (RO | R/W)

## Register 31.28. TWAI\_TX\_ERR\_CNT\_REG (0x003C)



**TWAI\_TX\_ERR\_CNT** The TX error counter register, reflects value changes in transmission status. (RO  
I R/W)

## Register 31.29. TWAI\_RX\_MESSAGE\_CNT\_REG (0x0074)



**TWAI\_RX\_MESSAGE\_COUNTER** Represents the number of messages available within the RX FIFO.  
(RO)





## 32 SDIO 2.0 Slave Controller (SDIO)

### 32.1 Overview

The ESP32-C6 features hardware support for the Secure Digital Input/Output (SDIO) device interface that conforms to the SDIO Specification V2.00. This allows an SDIO host to access the ESP32-C6 via an SDIO bus protocol.

The SDIO host can read ESP32-C6 SDIO interface registers directly or access shared memory via the Direct Memory Access (DMA) engine, thus reducing processor's overhead while keeping high performance.

### 32.2 Features

The SDIO 2.0 Slave Controller has the following features:

- Compatible with SD Physical Layer Specification V2.00 and SDIO V2.00 specifications
- Support for two IO functions (except function 0)
- Support for SPI, 1-bit SDIO, and 4-bit SDIO transfer modes
- Clock range of 0 ~ 50 MHz
- Configurable sample and drive clock edge
- Integrated and SDIO-accessible registers for information interaction
- Support for SDIO interrupt mechanism
- Automatic padding data and discarding the padded data on the SDIO bus
- Block size up to 512 bytes
- Interrupt vector between the host and slave for bidirectional interrupt
- Support DMA for data transfer
- Support for wake-up from sleep when connection is retained

### 32.3 Architecture Overview

The functional block diagram of the SDIO slave module is shown in Figure 32-1.




Figure 32-1. SDIO Slave Block Diagram

In the above figure, Host represents any host device that is compatible with SDIO Specification V2.00. It interacts with the ESP32-C6 (configured as the SDIO slave) via the standard SDIO bus implementation.

The SDIO Device Interface block enables effective communication with the external Host by directly providing SDIO interface registers and enabling DMA operation for high-speed data transfer over the Advanced High-Performance Bus (AHB) without engaging the CPU.

## 32.4 Standards Compliance

The ESP32-C6 SDIO Slave Controller conforms to the following standards:

- SD Specifications Part1 Physical Layer Specification Version 2.00 (referred to as Physical Layer Specification V2.00 in this chapter)
- SD Specifications Part E1 SDIO Specification Version 2.00, January 30, 2007 (referred to as SDIO Specification V2.00 in this chapter)

## 32.5 Functional Description

### 32.5.1 Physical Bus

- Bus mode: SPI, 1-bit and 4-bit SDIO transfer modes.
- Bus signal: The physical bus signals of the standard SDIO Specification V2.00, including CS/DI/SCLK/DO/IRQ in the SPI transmission mode, CMD/CLK/DATA/IRQ in the SDIO 1-bit transmission mode, and CMD/CLK/DAT[3:0] in the SDIO 4-bit transmission mode.
- Bus speed mode: full-speed card mode of 0 ~ 50 MHz clock range and low-speed card mode of 0 ~ 400 kHz clock range.
- IO functions: 2 IO functions in addition to function 0. Function 0 is only used for CCCR, FBR, and CIS operations. Function 1 and 2 can be used at the same time to transfer application data packets (such as Wi-Fi packets and Bluetooth packets) and to access SLC Host registers.

For more information, please refer to Physical Layer Specification V2.00 and SDIO Specification V2.00.

### 32.5.2 Supported Commands

The SDIO 2.0 Slave Controller mainly supports the IO\_RW\_DIRECT (CMD52) and IO\_RW\_EXTENDED (CMD53) data transfer commands.

IO\_RW\_DIRECT (CMD52) can be used to access registers and transfer data, but usually it is used to access registers. Figure 32-2 shows its fields. For the meaning of each field, please refer to the SDIO Specification V2.00.

S	D	Command Index 110100b	R/W flag	Function Number	RAW flag	Stuff	Register Address	RAW flag	Write Data or Stuff Bits	CRC7	E
1	1	6	1	3	1	1	17	1	8	7	1

Figure 32-2. CMD52 Content

IO\_RW\_EXTENDED (CMD53) is used to initiate the transfer of packets of an arbitrary length. Figure 32-3 shows the its fields. For the meaning of each field, please refer to the SDIO Specification V2.00.

S	D	Command Index 110101b	R/W flag	Function Number	Block Mode 1b	OP Code	Register Address	Byte/Block Count Roundup (Packet_length/Block_size)	CRC7	E
1	1	6	1	3	1	1	17	9	7	1

Figure 32-3. CMD53 Content

### 32.5.3 I/O Function 0 Address Space

I/O function 0 is only used for Card Common Control Registers (CCCR), Function Basic Registers (FBR), and Card Information Structure (CIS) operations. Figure 32-4 shows its address space map, which is specified by the SDIO Specification. For what each section in this map means, please refer to the Specification.




Figure 32-4. Function 0 Address Space

As defined in the SDIO Specification, CCCR are common control registers, FBR are control configuration registers for each function, and CIS are status registers for storing card information, such as version, power consumption, and manufacturer. The functions of these registers are optional, and their meanings are detailed in the SDIO Specification.

The CCCR configuration of ESP32-C6 SDIO slave is shown in Table 32-1, and the FBR configuration is shown Table 32-2.

Table 32-1. SDIO Slave CCCR Configuration

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x00	CCCR/SDIO Revision	Set SDIO bit[3:0] using HINF_SDIO_VER[7:4] in HINF_CFG_DATA1_REG				Set CCCR bit[3:0] using HINF_SDIO_VER[3:0] in HINF_CFG_DATA1_REG			
0x01	SD Specification Revision	0 (RFU)				Set SD bit[3:0] using HINF_SDIO_VER[11:8] in HINF_CFG_DATA1_REG			
0x02	I/O Enable	0 (IOE[7:3])				R/W (IOE[2:1])		0 (RFU)	
0x03	I/O Ready	0 (IOR[7:3])				R (IOR[2:1])		0 (RFU)	

Cont'd on next page  
PRELIMINARY

Table 32-1. SDIO Slave CCCR Configuration – cont'd from previous page

Address	Register Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0x04	Int Enable	0 (IEN[7:3])				R/W (IEN[2:1])		R/W (IENM)		
0x05	Int Pending	0 (INT[7:3])				R (INT[2:1])		0 (RFU)		
0x06	I/O Abort	0 (RFU)			W (RES)		W (AS[2:0])			
0x07	Bus Interface Control	R/W (CD Disable)	1 (SCSI)	R/W (ECSI)	0 (RFU)			R/W (Bus Width[1:0])		
0x08	Card Capability	0 (4BLS)	0 (LSC)	R/W (E4MI)	1 (S4MI)	0 (SBS)	1 (SRW)	1 (SMB)	1 (SDC)	
0x09-0x0B	Common CIS Pointer	Address 0x09: 0x0; Address 0x0A: 0x10; Address 0x0B: 0x0 (Pointer to card's common CIS)								
0x0C	Bus Suspend	0 (RFU)					0 (BR)		0 (BS)	
0x0D	Function Select	0 (DF)	0 (RFU)			0 (FS[3:0])				
0x0E	Exec Flags	0 (EX[7:1])							0 (EXM)	
0x0F	Ready Flags	0 (RF[7:1])							0 (RFM)	
0x10-0x11	FN0 Block Size	R/W (Supported range: 0 - 512) (I/O block size for Function 0)								
0x12	Power Control	0 (RFU)					R/W (EMPC)		1 (SMPC)	
0x13	High-Speed	0 (RFU)					R/W (EHS)		Note <sup>a</sup> (SHS)	

<sup>a</sup> Set SHS using HINF\_HIGH\_SPEED\_ENABLE in HINF\_CFG\_DATA1\_REG.

Table 32-2. SDIO Slave FBR Configuration

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x100	0 (Function 1 CSA enable)	0 (Function 1 supports CSA)	0 (RFU)		0 (Function 1 Standard SDIO Function interface code)			
0x101	0 (Function 1 Extended standard SDIO Function interface code)							
0x102	0 (RFU)					R/W (EPS)		0 (SPS)

Cont'd on next page


PRELIMINARY

**Table 32-2. SDIO Slave FBR Configuration – cont'd from previous page**

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x109-0x10B	Address 0x109: 0x0; Address 0x10A: 0x11; Address 0x10B: 0x0 (Pointer to Function 1 CIS)							
0x110-0x111	R/W (Supported range: 0 - 512) (I/O block size for Function 1)							
0x200	0 (Function 2 CSA enable)	0 (Function 2 supports CSA)		0 (RFU)		0x2 (Function 2 Standard SDIO Function interface code)		
0x201	0 (Function 2 Extended standard SDIO Function interface code)							
0x202	0 (RFU)					R/W (EPS)	0 (SPS)	
0x209-0x20B	Address 0x209: 0x0; Address 0x20A: 0x12; Address 0x20B: 0x0 (Pointer to Function 2 CIS)							
0x210-0x211	R/W (Supported range: 0 - 512) (I/O block size for Function 2)							

### 32.5.4 I/O Function 1/2 Address Space Map

I/O function 1 and 2 have the exactly the same functions and permissions. They can be used at the same time or independently to transmit application data (such as Wi-Fi data and Bluetooth data) in fixed-address packets or incremental-address packets. They can also access the same set of SLC Host registers. Figure 32-5 shows their address space map. All segments in this space can be accessed by the host.



**Figure 32-5. Function 1/2 Address Space Map**

#### 32.5.4.1 Accessing SLC HOST Register Space

For effective interaction, the host can access the registers that are in contiguous address from 0x40 to 0x3FF in the slave via the I/O function 1/2. To access them, the host simply needs to set the Register Address field of CMD52 or CMD53 to the low 10 bits of their address. Besides, CMD53 allows the host to access multiple registers at one go for a higher transfer rate.

From SLCHOST\_CONF\_W0\_REG and SLCHOST\_CONF\_W15\_REG, there are 52 bytes of fields that the host

and slave can access and change, thus facilitating the information interaction.

The software on both the host and the slave sides can access the SLC Host register space at the same time, so an upper-layer mechanism should be designed to avoid the error caused by such behavior.

#### 32.5.4.2 Transferring Incremental-Address Packets

When the host uses the address 0x400 - 0x1F7FF to continuously transmit multiple application data packets (such as Wi-Fi packets), the address field in CMD53 should be set to increment mode and the OP Code field to 1.

For example, if the host wants to use CMD53 to transfer (send or receive) three data blocks starting from the base address 0x500, then it should:

- Set the Block Mode field in CMD53 to 1, indicating data unit is block
- Set the OP Code field to 1, indicating incremental address mode
- Set the Register Address field to 0x500, indicating the base address is 0x500
- Set the Byte/Block Count field to 0x3, indicating 3 data blocks
- Set other fields according to the SDIO Specification

When the packet is transmitted (slave sends to host, or slave receives from host) through CMD53, the slave will determine whether all the valid data of the current packet has been transmitted so as to pad (when slave sends to host) or discard (when slave receives from host) the invalid data. For more information about data padding and discarding, please refer to Section [32.5.5.3](#).

#### 32.5.4.3 Transferring Fixed-Address Packets

When the host uses address 0x0 to transmit application data packets (such as Bluetooth packets), the address field and OP Code field in CMD53 should be set to 0.

For example, if the host wants to use CMD53 to transfer (send or receive) three data blocks starting from the fixed address 0x0, then it should:

- Set the Block Mode field in CMD53 to 1, indicating data unit is block
- Set the OP Code field to 0, indicating fixed address mode
- Set the Register Address field to 0x0, indicating the fixed address is 0x0
- Set the Byte/Block Count field to 0x3, indicating 3 data blocks
- Set other fields according to the SDIO Specification

When the packet is transmitted (slave sends to host, or slave receives from host) between the host and the slave through CMD53, the slave will determine whether all the valid data of the current packet has been transmitted so as to pad (when slave sends to host) or discard (when slave receives from host) the invalid data. For more information about data padding and discarding, please refer to Section [32.5.5.3](#).

### 32.5.5 DMA

The SDIO Slave Controller uses a dedicated DMA to access data residing in RAM. As shown in Figure [32-1](#), RAM is accessed over the AHB. For the RAM space accessible by the Controller, please refer to Chapter [4 System and](#)


*Memory.* To set the RAM address range that can be accessed for one transfer, please configure the \*SHAREMEM\*\_REG fields described in Section 32.8.

DMA has two channels, SLC0 and SLC1. They are used to transfer incremental-address packets and fixed-address packets, respectively. For the convenience of users, the SDIO slave provides function 1/2 for data transmission. The address range of I/O Function 1/2 is detailed in Section 32.5.4. It is recommended to transmit incremental-address packets via SLC0 using function 1 and fixed-address packets via SLC1 using function 2.

DMA accesses RAM over AHB. Users can configure whether the AHB interface can use burst operation and which burst operation type to use by configuring the relevant fields in `SDIO_SLCCONFO_REG` and `SDIO_SLC_BURST_LEN_REG`. For more information, please refer to Section 32.8.

### 32.5.5.1 Linked List

The slave software can use the DMA engine by mounting linked lists. DMA sends the data from the RAM address space configured in the RX (slave to host) linked list and stores the received data into the address space configured in the TX (host to slave) linked list. A linked list consists of several descriptors.



**Figure 32-6. DMA Linked List Descriptor Structure of the SDIO Slave**

The TX linked list descriptor and the RX linked list descriptor have the same structure, which is shown in Figure 32-6. The descriptor consists of 3 words. The meaning of each field is as follows:

- owner (DW0) [31]: Indicates who is allowed to access the buffer that this descriptor points to.
  - 0: CPU
  - 1: DMA engine
 Slave software should set this field to 1 when creating the descriptor. After the DMA write-back permission is enabled and the corresponding buffer is used by the DMA, the field is cleared to 0.
- eof (DW0) [30]: Indicates the end of a data packet.
  - 0: The current descriptor is not the last descriptor of the packet
  - 1: The current descriptor is the last descriptor of the packet
 When the host sends a packet to the slave, the slave software should set the field to 0 while creating the descriptor. DMA sets the field of the last descriptor in the packet to 1; When the host receives packets from the slave, the slave software configures the field depending on whether this descriptor is the last descriptor of the packet.
- reserved (DW0) [29:28]: reserved.
  - Slave software should set this field to 0x0.
- length (DW0) [27:14]: Indicates the number of valid bytes in the corresponding buffer. When the DMA engine is reading data from the buffer, it indicates the number of bytes that can be read; when DMA engine is storing data in the buffer, it indicates the number of bytes of the stored data.




When the host sends a packet to the slave, the slave software should set this field to 0x0 while creating the descriptor. DMA writes back the field after the corresponding buffer is used up; when the host receives the packet from the slave and the slave creates the descriptor, the slave software should set this field to the number of bytes that can be read by the corresponding buffer.

- size (DW0) [13:0]: Indicates the size of the corresponding buffer. Unit: byte. Slave software should configure this field when creating the descriptor.  
**Note:** This field must be word-aligned.
- buffer address pointer (DW1): Buffer address pointer. Slave software should configure this field when creating the descriptor.  
**Note:** This field must be word-aligned.
- next descriptor address (DW2): Address of the next descriptor. When the next descriptor does not exist, the value is 0. Slave software should configure this field when creating the descriptor.

For more information on DMA write-back linked list descriptor fields, please refer to Section 32.5.5.2.

The slave software can combine multiple descriptors into a linked list using the next descriptor address (DW2) field. The SDIO slave DMA linked list is shown in Figure 32-7.



**Figure 32-7. DMA Linked List of the SDIO Slave**

An example is provided below to facilitate understanding of the linked list and the eof bit. Suppose the slave software creates a linked list that contains 3 descriptors; descriptor 0 points to 500 bytes data and its eof bit is 0; descriptor 1 points to 200 bytes data and its eof bit is 1; descriptor 2 points to 200 bytes data and its eof bit is 1. If the first CMD53 needs to read 400 bytes data, then DMA sends the first 400 bytes data of descriptor 0 to the host. If the second CMD53 needs to read 400 bytes data, firstly DMA sends the remaining 100 bytes data of descriptor 0 to the host. Secondly, it sends 200 bytes data of descriptor 1 to the host. Since the eof bit of descriptor 1 is 1, DMA considers the valid data of the current CMD53 is over. So, lastly DMA sends 100 bytes invalid data 0x0 to the host. If the third CMD53 needs to read 400 bytes data, firstly DMA sends the 200 bytes data of descriptor 2 to the host. Since descriptor 2's eof bit is 1, DMA considers the valid data of current CMD53 is over. So, DMA sends 200 bytes invalid data 0x0 to the host.

### 32.5.5.2 Write-Back of Linked List

In the process of sending packets from the host to the slave, when the buffer specified by a linked list descriptor is full, or when a packet transmission ends, the DMA engine needs to jump to the next descriptor to store subsequent data. Before the jump, DMA writes back the current descriptor. In DW0, DMA updates the eof and length bits to the latest value. The value of the owner bit is determined by SDIO\_SLC0/1\_TX\_LOOP\_TEST in SDIO\_SLCCONF0\_REG.

In the process of receiving packets from the slave, when the host reads all the data in the buffer specified by a linked list descriptor, DMA engine needs to jump to the next descriptor to read subsequent data. Before the jump, the slave software can set SDIO\_SLC0/1\_RX\_AUTO\_WRBACK in SDIO\_SLCCONF0\_REG to 1 so that the DMA will write back the current descriptor. The value to write to the owner bit is determined by SDIO\_SLC0/1\_RX\_LOOP\_TEST in SDIO\_SLCCONF0\_REG. Values of other bits in DW0 remain unchanged.

The relevant register fields are described in Section 32.8.

### 32.5.5.3 Data Padding and Discarding

In order to transfer data in blocks, both the host and the slave need to pad the data sent on the SDIO bus into entire blocks. The slave will automatically pad data when sending the packet, and automatically discard the padded data after receiving packets.

- When the host sends a data packet to the slave through CMD53 and the amount of data reaches the length of the data packet, the SDIO slave considers that the valid data of the current data packet is over. At this time, DMA will write back the current linked list descriptor, set the eof bit of the current descriptor to 1, and generate SLC0/1\_TX\_SUC\_EOF\_INT interrupt. After it determines that the valid data is over, the remaining data of the current packet will be considered as invalid data, and will not be received into the buffer by DMA. The slave will not restart receiving data into the next buffer until the next CMD53.
  - For incremental-address packets, the slave determines valid data based on the address. The data with the address greater than or equal to 0x1F800 is considered as invalid data and will be discarded. Therefore, the host should set the CMD53 start address field to 0x1F800 – Packet\_length (unit: byte). The data flow of incremental-address packets on SDIO bus is shown in Figure 32-8.




Figure 32-8. Data Flow of Sending Incremental-address Packets From Host to Slave

- For fixed-address packets, the slave considers the first 3 bytes of the data packet as the packet length (including the first 3 bytes, which will also be stored in the buffer specified by the linked list). After the length of the received data reaches the packet length, the subsequent data will be considered as invalid and discarded.

- When the host receives data packets (including incremental-address packets and fixed-address packets) from the slave through CMD53 and DMA reads the last byte of a buffer and the eof bit of the DMA linked list descriptor is 1, the SDIO slave will consider the valid data of the current packet is over. At this time, DMA will write back the current descriptor and generate `SLC0/1_RX_EOF_INT` interrupt. After it is determined that the valid data is over, the remaining bits of the current data packet will be padded with invalid data 0x0, and will not be read from the buffer via DMA. The slave will restart to read data from the buffer via DMA until the next CMD53.

**Note:** When the host receives either incremental-address or fixed-address data packets from the slave, the eof bit of the DMA linked list descriptor is always considered as the basis for determining the end of data, rather than the address 0x1F800. Therefore, when the host sends multiple CMD53s to obtain multiple data packets, as long as the DMA does not encounter the eof bit is 1 in the descriptors, the slave will obtain the data from buffers in sequence according to the linked list and then transmit them to the host; when the DMA encounters the eof bit is 1, the data will be fetched from the corresponding buffer, and then invalid data will be added to complete the current CMD53 command, and the next CMD53 command will take data from the buffer pointed to by the next descriptor.

### 32.5.6 SDIO Bus Timing

The SDIO bus operates at a very high speed and the PCB trace length usually affects signal integrity by introducing latency. To ensure that the timing characteristics conform to the desired bus timing, the SDIO slave module supports configuration of input sampling clock edge and output driving clock edge.

When the incoming data changes near the rising edge of the clock, the slave will perform sampling on the falling edge of the clock, or vice versa, as Figure 32-9 shows.





Figure 32-9. Sampling Timing Diagram

By default, the MTMS (GPIO4) strapping value determines the slave's sampling edge. However, users can decide the sampling edge by configuring the `SLCHOST_CONF_REG` register, with priority from high to low: (1) Set `SLCHOST_FRC_POS_SAMP` to sample the corresponding signal at the rising edge; (2) Set `SLCHOST_FRC_NEG_SAMP` to sample the corresponding signal at the falling edge.

`SLCHOST_FRC_POS_SAMP` and `SLCHOST_FRC_NEG_SAMP` fields are five bits wide. The bits correspond to the CMD line and four DATA lines (0-3). Setting a bit causes the corresponding line to be sampled for input at the rising clock edge or falling clock edge.

The slave can also select which edge to drive the output lines, in order to accommodate for any latency caused by the physical signal path. The output timing is shown in Figure 32-10.



**Figure 32-10. Output Timing Diagram**

By default, the MTDI (GPIO5) strapping value determines the slave's output driving edge. However, users can decide the output driving edge by configuring the following registers, with priority from high to low: (1) Set SLCHOST\_FRC\_SDIO11 in [SLCHOST\\_CONF\\_REG](#) to output the corresponding signal at the falling clock edge; (2) Set SLCHOST\_FRC\_SDIO22 in [SLCHOST\\_CONF\\_REG](#) to output the corresponding signal at the rising clock edge; (3) Set HINF\_HIGHSPEED\_ENABLE in [HINF\\_CFG\\_DATA1\\_REG](#) and SLCHOST\_HSPEED\_CON\_EN in [SLCHOST\\_CONF\\_REG](#), then set the EHS (Enable High-Speed) bit in CCCR at the host side to output the corresponding signal at the rising clock edge.

SLCHOST\_FRC\_SDIO11 and SLCHOST\_FRC\_SDIO22 fields are five bits wide. The bits correspond to the CMD line and four DATA lines (0-3). Setting a bit causes the corresponding line to output at the rising clock edge or falling clock edge.

**Notes on priority setting:** The configuration of strapping pins has the lowest priority when controlling the sampling edge or driving edge. The lower-priority configuration takes effect only when the higher-priority configuration is not set. For example, the MTMS (GPIO4) strapping value determines the sampling edge only when SCLHOST\_FRC\_POS\_SAMP and SCLHOST\_FRC\_NEG\_SAMP are not set.

## 32.6 Interrupt

The host and the slave can interrupt each other via the interrupt vector. There are 8 interrupt vectors between the host and each DMA SLC channel of the slave. To send an interrupt to the other side, the enable bit of the interrupt vector register should be set to 1.

### 32.6.1 Host Interrupt

- *SLCHOST\_SLC0/1\_RX\_NEW\_PACKET\_INT* : The slave has a packet to send. Any of the cases below can trigger the interrupt.
  - When [SDIO\\_SLC0\\_RXLINK\\_START](#) or [SDIO\\_SLC1\\_RXLINK\\_START](#) is set to enable DMA
  - When a new RX linked list descriptor is coming after DMA processes the RX linked list descriptor with the eof bit being 1
  - When a packet needs to be retry
- *SLCHOST\_SLC0/1\_TX\_OVF\_INT* : Slave receiving buffer overflow interrupt
- *SLCHOST\_SLC0/1\_RX\_UDF\_INT* : Slave sending buffer underflow interrupt.
- *SLCHOST\_SLC0/1\_TOHOST\_BITn\_INT* (*n*: 0 ~ 7): Slave interrupts the host.

### 32.6.2 Slave Interrupt

- *SLC0/1\_RX\_DSCR\_ERR\_INT* : Slave sending linked list descriptor error.
- *SLC0/1\_TX\_DSCR\_ERR\_INT* : Slave receiving linked list descriptor error.
- *SLC0/1\_RX\_EOF\_INT* : Slave sending operation is finished.
- *SLC0/1\_RX\_DONE\_INT* : A single buffer is sent by the slave.
- *SLC0/1\_TX\_SUC\_EOF\_INT* : Slave receiving operation is finished.
- *SLC0/1\_TX\_DONE\_INT* : A single buffer is finished during receiving operation.
- *SLC0/1\_TX\_OVF\_INT* : Slave receiving buffer overflow interrupt.
- *SLC0/1\_RX\_UDF\_INT* : Slave sending buffer underflow interrupt.
- *SLC0/1\_TX\_START\_INT* : Slave receiving start interrupt.
- *SLC0/1\_RX\_START\_INT* : Slave sending start interrupt.
- *SLC\_FRHOST\_BIT $n$ \_INT* ( $n$ : 0 ~ 15): The host interrupts the slave via the SLC0 channel if interrupt vector Bit[7:0] is set or via the SLC1 channel if interrupt vector Bit[15:8] is set.

## 32.7 Packet Sending and Receiving Procedure

The SDIO host and slave devices need to follow specific data transfer procedures to successfully exchange data over the SDIO interface. Beside SDIO Specifications, ESP32-C6 should also follow the procedures below to transmit data over higher abstraction layers, such as Wi-Fi and Bluetooth data.

### 32.7.1 Sending Packets to SDIO Host

The transmission of packets from the slave to the host is initiated by the slave. The host will be notified with an interrupt (for detailed information on interrupts, please refer to SDIO Specification). After the host reads the relevant information from the slave, it will initiate an SDIO bus transmission accordingly. The whole procedure is illustrated in Figure 32-11.




Figure 32-11. Procedure of Slave Sending Packets to Host

1. The slave CPU creates the linked list for the data packets that it will send to the host. For how to create a linked list, please refer to Section 32.5.5.1.
2. The slave CPU updates the length of data that will be sent to the host using the register [SDIO\\_SLC0\\_LEN\\_CONF\\_REG](#).
3. The slave CPU starts DMA by writing the 32-bit address of the first descriptor in linked list to [SDIO\\_SLC0RX\\_LINK\\_ADDR\\_REG](#) or [SDIO\\_SLC1RX\\_LINK\\_ADDR\\_REG](#) and then configuring [SDIO\\_SLC0\\_RXLINK\\_START](#) or [SDIO\\_SLC1\\_RXLINK\\_START](#) to start DMA. For more information on DMA, please refer to Section 32.5.5.
4. The slave DMA sends an interrupt to the host.
5. After the host received the interrupt, it reads from [SLCHOST\\_SLC0HOST\\_INT\\_ST\\_REG](#), [SLCHOST\\_SLC1HOST\\_INT\\_ST\\_REG](#), and [SLCHOST\\_PKT\\_LEN\\_REG](#) the following information:
  - [SLCHOST\\_SLC0/1HOST\\_INT\\_ST\\_REG](#): Interrupt status register. If the [SLCHOST\\_SLC0/1\\_RX\\_NEW\\_PACKET\\_INT\\_ST](#) bit is 1, this indicates that the slave has packets to send.

- SLCHOST\_PKT\_LEN\_REG: Packet length accumulator register. The current value minus the value of last time equals the packet length sent this time.
6. The host clears the interrupt through CMD52.
  7. The host fetches packets from the slave through CMD53. During the transmission, when the slave determines that the valid data of the current packet is over, the subsequent bits will be padded with invalid data 0x0. For how to determine the end of valid data, please refer to Section [32.5.5.3](#).
  8. After the packets is transmitted, the slave DMA sends an interrupt to the CPU, and the CPU can recycle the buffer at this time.

**Notes:**

- It is not recommended to set all of the eof bits to 0 in the linked list. Otherwise, the DMA may send the data of the next packet to the current command, which may cause errors. In cases where all of the eof bits is set to 0, the slave software should align the length of each packet to the size of the data block by padding data, to prevent the DMA from sending the data of the next packet to the current command. When the host sends CMD53 to read data, it should accurately control the number of data blocks in each packet, do not read more or less data blocks. Besides, the host should be able to identify the padded data.
- It is recommended that a CMD53 command only should transmit one data packet and each data packet should use only one linked list so as to avoid unknown exceptions caused by complex transmission.
- It is not recommended to send multiple packets through one linked list because it may be difficult for the host and software to split between the data packets. In cases where this has to be done, the software should set the eof bit when creating the linked list to divide the data packets so that the DMA can pad data packets accordingly (it is recommended that the length of each data packet should be aligned to the size of the data block to avoid data padding by DMA), and the host should be able to identify the padded data.

### 32.7.2 Receiving Packets from SDIO Host

Transmission of packets from the host to slave is initiated by the host. The slave receives data via DMA and stores it in RAM. After transmission is completed, the CPU will be interrupted to process the data. The whole procedure is demonstrated in Figure [32-12](#).




Figure 32-12. Procedure of Slave Receiving Packets from Host

The host obtains the number of available receiving buffers from the slave by accessing [SLCHOST\\_SLC0HOST\\_TOKEN\\_RDATA\\_REG](#) or [SLCHOST\\_SLC1HOST\\_TOKEN\\_RDATA\\_REG](#). The slave CPU should update the value of the register after the receiving DMA linked list is prepared.


[SLCHOST\\_HOSTSLCHOST\\_SLC0\\_TOKEN1](#) or [SLCHOST\\_HOSTSLCHOST\\_SLC1\\_TOKEN1](#) stores the accumulated number of available buffers. The host can figure out the available buffer space, using the register value minus the number of buffers already used. If the buffers are not enough, the host needs to constantly poll the register until there are enough buffers available.

During the transmission of packets to the slave through the CMD53 command, when a buffer specified by a linked list descriptor is written full, or when a packet transmission ends, the DMA will jump to the next buffer to store subsequent data. When the slave determines that the valid data of the current packet is over, the remaining data will be considered invalid and discarded, DMA will write back the current linked list descriptor, set the eof bit of the current descriptor to 1, and the [SLC0/1\\_TX\\_SUC\\_EOF\\_INT](#) interrupt will be generated.

For more information about DMA functions, linked list, and data discarding, please refer to Section [32.5.5](#).

To ensure sufficient receiving buffers, the slave CPU must constantly load buffers on the receiving linked list. The process is shown in Figure [32-13](#).





**Figure 32-13. Loading Receiving Buffer**

The CPU first needs to append new buffer segments at the end of the linked list that is being used by DMA and is available for receiving data.

The CPU then needs to notify the DMA that the linked list has been updated. This can be done by setting [SDIO\\_SLC0\\_TXLINK\\_RESTART](#) or [SDIO\\_SLC1\\_TXLINK\\_RESTART](#). Please note that when the CPU initiates DMA to receive packets for the first time, [SDIO\\_SLC0\\_TXLINK\\_START](#) or [SDIO\\_SLC1\\_TXLINK\\_START](#) should be set to 1.

**Notes:** Use the \*\_RESTART field to restart DMA only in the two scenarios:

- DMA is suspended by configuration of the \*\_STOP field.
- DMA is suspended as a result of insufficient linked list descriptors. Users can restart it after descriptors are added.

Lastly, the CPU refreshes any available buffer information by writing to the [SDIO\\_SLC0TOKEN1\\_REG](#) or [SDIO\\_SLC1TOKEN1\\_REG](#) register.

## 32.8 Register Summary

The addresses in this section are relative to **SDIO 2.0 Slave Controller** base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

### 32.8.1 HINF Register Summary

Name	Description	Address	Access
<b>Configuration registers</b>			
<a href="#">HINF_CFG_DATA0_REG</a>	SDIO CIS configuration	0x0000	R/W
<a href="#">HINF_CFG_DATA1_REG</a>	SDIO configuration	0x0004	R/W
<a href="#">HINF_CFG_DATA7_REG</a>	SDIO configuration	0x001C	varies
<a href="#">HINF_CIS_CONF_W<math>n</math>_REG(<math>n</math>: 0-7)</a>	SDIO CIS configuration	0x0020+0x4* $n$	R/W
<a href="#">HINF_CFG_DATA16_REG</a>	SDIO CIS configuration	0x0040	R/W
<b>Status registers</b>			
<a href="#">HINF_CONF_STATUS_REG</a>	SDIO CIS function 0 config0 status	0x0054	RO

### 32.8.2 SLC Register Summary

Name	Description	Address	Access
<b>Configuration registers</b>			
<a href="#">SDIO_SLCCONF0_REG</a>	DMA configuration	0x0000	R/W
<a href="#">SDIO_SLC0RX_LINK_REG</a>	SCL0 RX linked list configuration	0x003C	varies
<a href="#">SDIO_SLC0RX_LINK_ADDR_REG</a>	SCL0 RX linked list address	0x0040	R/W
<a href="#">SDIO_SLC0TX_LINK_REG</a>	SCL0 TX linked list configuration	0x0044	varies
<a href="#">SDIO_SLC0TX_LINK_ADDR_REG</a>	SCL0 TX linked list address	0x0048	R/W
<a href="#">SDIO_SLC1RX_LINK_REG</a>	SCL1 RX linked list configuration	0x004C	varies
<a href="#">SDIO_SLC1RX_LINK_ADDR_REG</a>	SCL1 RX linked list address	0x0050	R/W
<a href="#">SDIO_SLC1TX_LINK_REG</a>	SCL1 TX linked list configuration	0x0054	varies
<a href="#">SDIO_SLC1TX_LINK_ADDR_REG</a>	SCL1 TX linked list address	0x0058	R/W
<a href="#">SDIO_SLC0TOKEN1_REG</a>	SLC0 receiving buffer configuration	0x0064	varies
<a href="#">SDIO_SLC1TOKEN1_REG</a>	SLC1 receiving buffer configuration	0x006C	varies
<a href="#">SDIO_SLCCONF1_REG</a>	DMA configuration	0x0070	R/W
<a href="#">SDIO_SLC_RX_DSCR_CONF_REG</a>	DMA slave to host configuration register	0x00A8	R/W
<a href="#">SDIO_SLC0_LEN_CONF_REG</a>	Length control of transmitting packets	0x00F4	varies
<a href="#">SDIO_SLC0_TX_SHAREMEM_START_REG</a>	SLC0 AHB TX start address range	0x0154	R/W
<a href="#">SDIO_SLC0_TX_SHAREMEM_END_REG</a>	SLC0 AHB TX end address range	0x0158	R/W
<a href="#">SDIO_SLC0_RX_SHAREMEM_START_REG</a>	SLC0 AHB RX start address range	0x015C	R/W
<a href="#">SDIO_SLC0_RX_SHAREMEM_END_REG</a>	SLC0 AHB RX end address range	0x0160	R/W
<a href="#">SDIO_SLC1_TX_SHAREMEM_START_REG</a>	SLC1 AHB TX start address range	0x0164	R/W
<a href="#">SDIO_SLC1_TX_SHAREMEM_END_REG</a>	SLC1 AHB TX end address range	0x0168	R/W
<a href="#">SDIO_SLC1_RX_SHAREMEM_START_REG</a>	SLC1 AHB RX start address range	0x016C	R/W
<a href="#">SDIO_SLC1_RX_SHAREMEM_END_REG</a>	SLC1 AHB RX end address range	0x0170	R/W

Name	Description	Address	Access
SDIO_SLC_BURST_LEN_REG	DMA AHB burst type configuration	0x017C	R/W
<b>Interrupt registers</b>			
SDIO_SLC0INT_RAW_REG	SLC0 to slave raw interrupt status	0x0004	varies
SDIO_SLC0INT_ST_REG	SLC0 to slave masked interrupt status	0x0008	RO
SDIO_SLC0INT_ENA_REG	SLC0 to slave interrupt enable	0x000C	R/W
SDIO_SLC0INT_CLR_REG	SLC0 to slave interrupt clear	0x0010	WT
SDIO_SLC1INT_RAW_REG	SLC1 to slave raw interrupt status	0x0014	varies
SDIO_SLC1INT_CLR_REG	SLC1 to slave interrupt clear	0x0020	WT
SDIO_SLCINTVEC_TOHOST_REG	Slave to host interrupt vector set	0x005C	WT
SDIO_SLC1INT_ST1_REG	SLC1 to slave masked interrupt status	0x014C	RO
SDIO_SLC1INT_ENA1_REG	SLC1 to slave interrupt enable	0x0150	R/W
<b>Status registers</b>			
SDIO_SLC0_LENGTH_REG	Length of transmitting packets	0x00F8	RO

### 32.8.3 SLC Host Register Summary


Name	Description	Address	Access
<b>Configuration registers</b>			
SLCHOST_CONF_REG	Edge configuration	0x01F0	R/W
<b>Interrupt registers</b>			
SLCHOST_SLC0HOST_INT_RAW_REG	SLC0 to host raw interrupt status	0x0050	varies
SLCHOST_SLC1HOST_INT_RAW_REG	SLC1 to host raw interrupt status	0x0054	varies
SLCHOST_SLC0HOST_INT_ST_REG	SLC0 to host masked interrupt status	0x0058	RO
SLCHOST_SLC1HOST_INT_ST_REG	SLC1 to host masked interrupt status	0x005C	RO
SLCHOST_CONF_W7_REG	Host to slave interrupt vector set	0x008C	R/W
SLCHOST_SLC0HOST_INT_CLR_REG	SLC0 to host interrupt clear	0x00D4	WT
SLCHOST_SLC1HOST_INT_CLR_REG	SLC1 to host interrupt clear	0x00D8	WT
SLCHOST_SLC0HOST_FUNC1_INT_ENA_REG	SLC0 to host interrupt enable	0x00DC	R/W
SLCHOST_SLC1HOST_FUNC1_INT_ENA_REG	SLC0 to host interrupt enable	0x00E0	R/W
<b>Status registers</b>			
SLCHOST_SLC0HOST_TOKEN_RDATA_REG	Accumulated number of SLC0 receiving buffers	0x0044	RO
SLCHOST_PKT_LEN_REG	Length of the transmitting packets	0x0060	RO
SLCHOST_SLC1HOST_TOKEN_RDATA_REG	Accumulated number of SLC1 receiving buffers	0x00C4	RO
<b>Communication Registers</b>			
SLCHOST_CONF_W $n$ _REG( $n$ : 0-2)	Host and slave communication	0x006C+0x4* $n$	R/W
SLCHOST_CONF_W3_REG	Host and slave communication	0x0078	R/W
SLCHOST_CONF_W4_REG	Host and slave communication	0x007C	R/W
SLCHOST_CONF_W6_REG	Host and slave communication	0x0088	R/W
SLCHOST_CONF_W $n$ _REG( $n$ : 8-15)	Host and slave communication	0x009C+0x4*( $n$ -8)	R/W

## 32.9 Registers

The addresses in this section are relative to **SDIO 2.0 Slave Controller** base address provided in Table 4-2 in Chapter 4 *System and Memory*.

### 32.9.1 HINF Registers

**Register 32.1. HINF\_CFG\_DATA0\_REG (0x0000)**



**HINF\_DEVICE\_ID\_FN1** Configures device ID of function 1 in SDIO CIS. (R/W)

**HINF\_USER\_ID\_FN1** Configures user ID of function 1 in SDIO CIS. (R/W)

## Register 32.2. HINF\_CFG\_DATA1\_REG (0x0004)

(reserved)	HINF_FUNC2_EPS	HINF_SDIO_VER	HINF_IOENABLE1	HINF_EMP	HINF_FUNC1_EPS	HINF_CD_DISABLE	HINF_IOENABLE2	(reserved)	HINF_SDIO_IOREADY2	HINF_SDIO_CD_ENABLE	HINF_HIGHSPD_ENABLE	HINF_HIGHSPD_MODE	HINF_SDIO_IOREADY1	(reserved)				
31	25	24	23	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0x232					0	0	0	0	0	0	0	1	0	0	0	1

Reset

**HINF\_SDIO\_IOREADY1** Configures the field IOR1 in SDIO CCCR and the field function 1 ready in SDIO CIS.

0: The function 1 is not ready

1: The function 1 is ready

Please refer to SDIO Specification for details.

(R/W)

**HINF\_HIGHSPD\_ENABLE** Configures whether to support SHS in SDIO CCCR.

0: Not support High-Speed mode

1: Support High-Speed mode

Please refer to SDIO Specification for details.

(R/W)

**HINF\_HIGHSPD\_MODE** Represents whether EHS status is enabled in SDIO CCCR.

0: Disabled

1: Enabled

Please refer to SDIO Specification for details.

(RO)

**HINF\_SDIO\_CD\_ENABLE** Configures whether to enable SDIO card detection.

0: Disable

1: Enable

(R/W)

**HINF\_SDIO\_IOREADY2** Configures the field IOR2 in SDIO CCCR and the field function 2 ready in SDIO CIS.

0: The function 2 is not ready

1: The function 2 is ready

Please refer to SDIO Specification for details.

(R/W)

**HINF\_IOENABLE2** Represents whether IOE2 is enabled in SDIO CCCR.

0: The function 2 is disabled

1: The function 2 is enabled

Please refer to SDIO Specification for details.

(RO)

**Continued on the next page...**

**Register 32.2. HINF\_CFG\_DATA1\_REG (0x0004)**

Continued from the previous page...

**HINF\_CD\_DISABLE** Represents whether CD is disabled in SDIO CCCR.

0: Enabled

1: Disabled

Please refer to SDIO Specification for details.

(RO)

**HINF\_FUNC1\_EPS** Represents function 1 EPS status in SDIO FBR.

0: The function 1 operates in Higher Current Mode

1: The function 1 works in Lower Current Mode

Please refer to SDIO Specification for details.

(RO)

**HINF\_EMP** Represents EMPC status in SDIO CCCR.

0: Master Power Control is disabled

1: Master Power Control is enabled

Please refer to SDIO Specification for details.

(RO)

**HINF\_IOENABLE1** Represents IOE1 status in SDIO CCCR.

0: The function 1 is disabled

1: The function 1 is enabled

Please refer to SDIO Specification for details.

(RO)

**HINF\_SDIO\_VER** Configures SD bit[3:0], SDIO bit[3:0], CCCR bit[3:0] in SDIO CCCR.

HINF\_SDIO\_VER[11:8] mapping to SD bit[3:0]

HINF\_SDIO\_VER[7:4] mapping to SDIO bit[3:0]

HINF\_SDIO\_VER[3:0] mapping to CCCR bit[3:0]

Please refer to SDIO Specification for details.

(R/W)

**HINF\_FUNC2\_EPS** Represents function 2 EPS status in SDIO FBR.


0: The function 2 operates in Higher Current Mode

1: The function 2 works in Lower Current Mode

Please refer to SDIO Specification for details.

(RO)

**Register 32.3. HINF\_CFG\_DATA7\_REG (0x001C)**



**HINF\_PIN\_STATE** Configures SDIO CIS address 318 and 574. Please refer to SDIO Specification for details. (R/W)

**HINF\_CHIP\_STATE** Configures SDIO CIS address 312, 315, 568, and 571. Please refer to SDIO Specification for details. (R/W)

**HINF\_SDIO\_RST** Configures whether to reset the SDIO slave module.  
 0: No effect  
 1: Reset  
 (R/W)


**HINF\_ESDIO\_DATA1\_INT\_EN** Configures whether to enable SDIO interrupt on data1 line.  
 0: Disable  
 1: Enable  
 (R/W)

**HINF\_SDIO\_WAKEUP\_CLR** Configures whether to clear wake up signal after the chip is waken up by the SDIO slave.  
 0: No effect  
 1: Clear  
 (WT)

**Register 32.4. HINF\_CIS\_CONF\_Wn\_REG(n: 0-7) (0x0020+0x4\*n)**




**HINF\_CIS\_CONF\_Wn** Configures SDIO CIS address (39+4\*n) ~ (36+4\*n). Please refer to SDIO Specification for details. (R/W)

**Register 32.5. HINF\_CFG\_DATA16\_REG (0x0040)**

**HINF\_DEVICE\_ID\_FN2** Configures device ID of function 2 in SDIO CIS. (R/W)

**HINF\_USER\_ID\_FN2** Configures user ID of function 2 in SDIO CIS. (R/W)

**Register 32.6. HINF\_CONF\_STATUS\_REG (0x0054)**

**HINF\_FUNC0\_CONFIG0** Represents SDIO CIS function 0 config0 (addr: 0x20f0) status. Please refer to SDIO Specification for details. (RO)



### 32.9.2 SLC Registers

Register 32.7. SDIO\_SLCCONF0\_REG (0x0000)

(reserved)	SDIO_SLC1_TOKEN_AUTO_CLR	SDIO_SLC1_TXDATA_BURST_EN	SDIO_SLC1_TXDSCR_BURST_EN	(reserved)	SDIO_SLC1_RXDATA_BURST_EN	SDIO_SLC1_RXDSCR_BURST_EN	SDIO_SLC1_RX_NO_RESTART_CLR	SDIO_SLC1_RX_AUTO_WRBK	SDIO_SLC1_RX_LOOP_TEST	(reserved)	SDIO_SLC1_TX_RST	SDIO_SLC1_TX_LOOP_TEST	(reserved)	SDIO_SLC0_TOKEN_AUTO_CLR	SDIO_SLC0_TXDATA_BURST_EN	SDIO_SLC0_TXDSCR_BURST_EN	(reserved)	SDIO_SLC0_RXDATA_BURST_EN	SDIO_SLC0_RXDSCR_BURST_EN	SDIO_SLC0_RX_NO_RESTART_CLR	SDIO_SLC0_RX_AUTO_WRBK	SDIO_SLC0_RX_LOOP_TEST	(reserved)	SDIO_SLC0_TX_RST	SDIO_SLC0_TX_LOOP_TEST						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	0x3	1	1	0	0	1	1	0x3	0	0	1	1	1	1	1	0x3	1	1	0	0	0	0	0	0x0	0	0	Reset	

**SDIO\_SLC0\_TX\_RST** Configures whether to reset TX (host to slave) FSM (finite state machine) in SLC0.  
 0: No effect  
 1: Reset  
 (R/W)

**SDIO\_SLC0\_RX\_RST** Configures whether to reset RX (slave to host) FSM in SCL0.  
 0: No effect  
 1: Reset  
 (R/W)

**SDIO\_SLC0\_TX\_LOOP\_TEST** Configures whether SCL0 loops around when the slave buffer finishes receiving packets from the host.  
 0: Not loop around  
 1: Loop around, and hardware will not change the owner bit in the linked list  
 (R/W)

**SDIO\_SLC0\_RX\_LOOP\_TEST** Configures whether SCL0 loops around when the slave buffer finishes sending packets to the host.  
 0: Not loop around  
 1: Loop around, and hardware will not change the owner bit in the linked list  
 (R/W)

**SDIO\_SLC0\_RX\_AUTO\_WRBK** Configures whether SCL0 changes the owner bit of RX linked list.  
 0: Not change  
 1: Change  
 (R/W)

**SDIO\_SLC0\_RX\_NO\_RESTART\_CLR** Please initialize to 1, and do not modify it. (R/W)

**SDIO\_SLC0\_RXDSCR\_BURST\_EN** Configures whether SCL0 can use AHB burst operation when reading the RX linked list from memory.  
 0: Only use single operation  
 1: Can use burst operation  
 (R/W)

Continued on the next page...

**Register 32.7. SDIO\_SLCCONF0\_REG (0x0000)**

Continued from the previous page...

**SDIO\_SLC0\_RXDATA\_BURST\_EN** Configures whether SCL0 can use AHB burst operation when read data from memory.

0: Only use single operation

1: Can use burst operation

(R/W)

**SDIO\_SLC0\_TXDSCR\_BURST\_EN** Configures whether SCL0 can use AHB burst operation when read the TX linked list from memory.

0: Only use single operation

1: Can use burst operation

(R/W)

**SDIO\_SLC0\_TXDATA\_BURST\_EN** Configures whether SCL0 can use AHB burst operation when send data to memory.

0: Only use single operation

1: Can use burst operation

(R/W)

**SDIO\_SLC0\_TOKEN\_AUTO\_CLR** Please initialize to 0, and do not modify it. (R/W)

**SDIO\_SLC1\_TX\_RST** Configures whether to reset TX FSM in SLC1.

0: No effect

1: Reset

(R/W)

**SDIO\_SLC1\_RX\_RST** Configures whether to reset RX FSM in SLC1.

0: No effect

1: Reset

(R/W)

**SDIO\_SLC1\_TX\_LOOP\_TEST** Configures whether SCL1 loops around when the slave buffer finishes receiving packets from the host.

0: Not loop around

1: Loop around, and hardware will not change the owner bit in the linked list

(R/W)

**SDIO\_SLC1\_RX\_LOOP\_TEST** Configures whether SCL1 loops around when the slave buffer finishes sending packets to the host.

0: Not loop around

1: Loop around, and hardware will not change the owner bit in the linked list

(R/W)

Continued on the next page...

**Register 32.7. SDIO\_SLCCONF0\_REG (0x0000)**

Continued from the previous page...

**SDIO\_SLC1\_RX\_AUTO\_WRBACK** Configures whether SCL1 changes the owner bit of the RX linked list.

0: Not change

1: Change

(R/W)

**SDIO\_SLC1\_RX\_NO\_RESTART\_CLR** Please initialize to 1, and do not modify it. (R/W)

**SDIO\_SLC1\_RXDSCR\_BURST\_EN** Configures whether SCL1 can use AHB burst operation when read the RX linked list from memory.

0: Only use single operation

1: Can use burst operation

(R/W)

**SDIO\_SLC1\_RXDATA\_BURST\_EN** Configures whether SCL1 can use AHB burst operation when reading data from memory.

0: Only use single operation

1: Can use burst operation

(R/W)

**SDIO\_SLC1\_TXDSCR\_BURST\_EN** Configures whether SCL1 can use AHB burst operation when read the TX linked list from memory.

0: Only use single operation

1: Can use burst operation

(R/W)

**SDIO\_SLC1\_TXDATA\_BURST\_EN** Configures whether SCL1 can use AHB burst operation when send data to memory.

0: Only use single operation

1: Can use burst operation

(R/W)

**SDIO\_SLC1\_TOKEN\_AUTO\_CLR** Please initialize to 0, and do not modify it. (R/W)

## Register 32.8. SDIO\_SLC0RX\_LINK\_REG (0x003C)

(reserved)					
31	30	29	28	27	0
1	0	0	0	0x0	
					Reset

**SDIO\_SLC0\_RXLINK\_STOP** Configures whether to stop SLC0 RX linked list operation.

0: No effect

1: Stop the operation

(R/W/SC)

**SDIO\_SLC0\_RXLINK\_START** Configures whether to start SLC0 RX linked list operation from the address indicated by SDIO\_SLC0\_RXLINK\_ADDR.

0: No effect

1: Start the operation

(R/W/SC)

**SDIO\_SLC0\_RXLINK\_RESTART** Configures whether to restart and continue SLC0 RX linked list operation.

0: No effect

1: Restart the operation

(R/W/SC)

**SDIO\_SLC0\_RXLINK\_PARK** Represents SLC0 RX linked list FSM state.

0: The FSM not in idle state

1: The FSM in idle state

(RO)

## Register 32.9. SDIO\_SLC0RX\_LINK\_ADDR\_REG (0x0040)

(reserved)	
31	0
0x0	
Reset	

**SDIO\_SLC0\_RXLINK\_ADDR** Configures SLC0 RX linked list initial address. (R/W)

**Register 32.10. SDIO\_SLC0TX\_LINK\_REG (0x0044)**

<i>SDIO_SLC0_TXLINK_PARK</i>					<i>(reserved)</i>																											0
31	30	29	28	27																												0
1	0	0	0	0x0																											Reset	

**SDIO\_SLC0\_TXLINK\_STOP** Configures whether to stop SLC0 TX linked list operation.

0: No effect

1: Stop the operation

(R/W/SC)

**SDIO\_SLC0\_TXLINK\_START** Configures whether to start SLC0 TX linked list operation from the address indicated by SDIO\_SLC0\_TXLINK\_ADDR.

0: No effect

1: Start the operation

(R/W/SC)

**SDIO\_SLC0\_TXLINK\_RESTART** Configures whether to restart and continue SLC0 TX linked list operation.

0: No effect

1: Restart the operation

(R/W/SC)

**SDIO\_SLC0\_TXLINK\_PARK** Represents SLC0 TX linked list FSM state.

0: The FSM not in idle state

1: The FSM in idle state

(RO)

**Register 32.11. SDIO\_SLC0TX\_LINK\_ADDR\_REG (0x0048)**

<i>SDIO_SLC0_TXLINK_ADDR</i>																																
31																															0	
0x0																																Reset

**SDIO\_SLC0\_TXLINK\_ADDR** Configures SLC0 TX linked list initial address. (R/W)

## Register 32.12. SDIO\_SLC1RX\_LINK\_REG (0x004C)

(reserved)					
31	30	29	28	27	0
1	0	0	0	0x100000	

Reset

**SDIO\_SLC1\_RXLINK\_STOP** Configures whether to stop SLC1 RX linked list operation.

0: No effect

1: Stop the operation

(R/W/SC)

**SDIO\_SLC1\_RXLINK\_START** Configures whether to start SLC1 RX linked list operation from the address indicated by SDIO\_SLC1\_RXLINK\_ADDR.

0: No effect

1: Start the operation

(R/W/SC)

**SDIO\_SLC1\_RXLINK\_RESTART** Configures whether to restart and continue SLC1 RX linked list operation.

0: No effect

1: Restart the operation

(R/W/SC)

**SDIO\_SLC1\_RXLINK\_PARK** Represents SLC1 RX linked list FSM state.

0: The FSM not in idle state

1: The FSM in idle state

(RO)


## Register 32.13. SDIO\_SLC1RX\_LINK\_ADDR\_REG (0x0050)

(reserved)	
31	0
0x0	

Reset

**SDIO\_SLC1\_RXLINK\_ADDR** Configures SLC1 RX linked list initial address. (R/W)

**Register 32.14. SDIO\_SLC1TX\_LINK\_REG (0x0054)**



**SDIO\_SLC1\_TXLINK\_STOP** Configures whether to stop SLC1 TX linked list operation.

- 0: No effect
  - 1: Stop the operation
- (R/W/SC)

**SDIO\_SLC1\_TXLINK\_START** Configures whether to start SLC1 TX linked list operation from the address indicated by SDIO\_SLC1\_TXLINK\_ADDR.

- 0: No effect
  - 1: Start the operation
- (R/W/SC)


**SDIO\_SLC1\_TXLINK\_RESTART** Configures whether to restart and continue SLC1 TX linked list operation.

- 0: No effect
  - 1: Restart the operation
- (R/W/SC)

**SDIO\_SLC1\_TXLINK\_PARK** Represents SLC1 TX linked list FSM state.

- 0: The FSM not in idle state
  - 1: The FSM in idle state
- (RO)

**Register 32.15. SDIO\_SLC1TX\_LINK\_ADDR\_REG (0x0058)**



**SDIO\_SLC1\_TXLINK\_ADDR** Configures SLC1 TX linked list initial address. (R/W)

**Register 32.16. SDIO\_SLC0TOKEN1\_REG (0x0064)**

(reserved)		SDIO_SLC0_TOKEN1										(reserved)				SDIO_SLC0_TOKEN1_INC_MORE				SDIO_SLC0_TOKEN1_INC				SDIO_SLC0_TOKEN1_WR				SDIO_SLC0_TOKEN1_WDATA			
31	28	27											16	15	14	13	12	11											0		
0x0		0x0										0	0	0	0	0x0															

Reset

**SDIO\_SLC0\_TOKEN1\_WDATA** Configures SLC0 token 1 value. (WT)

**SDIO\_SLC0\_TOKEN1\_WR** Configures this bit to 1 to write SDIO\_SLC0\_TOKEN1\_WDATA into SDIO\_SLC0\_TOKEN1. (WT)

**SDIO\_SLC0\_TOKEN1\_INC** Configures this bit to 1 to add 1 to SDIO\_SLC0\_TOKEN1. (WT)

**SDIO\_SLC0\_TOKEN1\_INC\_MORE** Configures this bit to 1 to add the value of SDIO\_SLC0\_TOKEN1\_WDATA to SDIO\_SLC0\_TOKEN1. (WT)

**SDIO\_SLC0\_TOKEN1** Represents the SLC0 accumulated number of buffers for receiving packets. (RO)

**Register 32.17. SDIO\_SLC1TOKEN1\_REG (0x006C)**

(reserved)		SDIO_SLC1_TOKEN1										(reserved)				SDIO_SLC1_TOKEN1_INC_MORE				SDIO_SLC1_TOKEN1_INC				SDIO_SLC1_TOKEN1_WR				SDIO_SLC1_TOKEN1_WDATA			
31	28	27											16	15	14	13	12	11											0		
0x0		0x0										0	0	0	0	0x0															

Reset

**SDIO\_SLC1\_TOKEN1\_WDATA** Configures SLC1 token1 value. (WT)

**SDIO\_SLC1\_TOKEN1\_WR** Configures this bit to 1 to write SDIO\_SLC1\_TOKEN1\_WDATA into SDIO\_SLC1\_TOKEN1. (WT)

**SDIO\_SLC1\_TOKEN1\_INC** Configures this bit to 1 to add 1 to SDIO\_SLC1\_TOKEN1. (WT)

**SDIO\_SLC1\_TOKEN1\_INC\_MORE** Configures this bit to 1 to add the value of SDIO\_SLC1\_TOKEN1\_WDATA to SDIO\_SLC1\_TOKEN1. (WT)

**SDIO\_SLC1\_TOKEN1** Represents SLC1 accumulated number of buffers for receiving packets. (RO)



**Register 32.18. SDIO\_SLCCONF1\_REG (0x0070)**

<i>(reserved)</i>					<i>SDIO_SLC1_RX_STITCH_EN</i>				<i>SDIO_SLC1_TX_STITCH_EN</i>				<i>SDIO_HOST_INT_LEVEL_SEL</i>				<i>(reserved)</i>					<i>SDIO_SLC0_RX_STITCH_EN</i>				<i>SDIO_SLC0_TX_STITCH_EN</i>				<i>SDIO_SLC0_LEN_AUTO_CLR</i>				<i>SDIO_SDIO_CMD_HOLD_EN</i>				<i>(reserved)</i>				
31												22	21	20	19	18								7	6	5	4	3	2							0						
0x0												1	1	0	0x0											1	1	1	1	0x0						Reset						

**SDIO\_SDIO\_CMD\_HOLD\_EN** Please initialize to 0, and do not modify it. (R/W)

**SDIO\_SLC0\_LEN\_AUTO\_CLR** Please initialize to 0, and do not modify it. (R/W)

**SDIO\_SLC0\_TX\_STITCH\_EN** Please initialize to 0, and do not modify it. (R/W)

**SDIO\_SLC0\_RX\_STITCH\_EN** Please initialize to 0, and do not modify it. (R/W)

**SDIO\_HOST\_INT\_LEVEL\_SEL** Configures the polarity of interrupt to host.

0: Low active

1: High active

(R/W)

**SDIO\_SLC1\_TX\_STITCH\_EN** Please initialize to 0, and do not modify it. (R/W)

**SDIO\_SLC1\_RX\_STITCH\_EN** Please initialize to 0, and do not modify it. (R/W)

**Register 32.19. SDIO\_SLC\_RX\_DSCR\_CONF\_REG (0x00A8)**

<i>(reserved)</i>																<i>SDIO_SLC0_TOKEN_NO_REPLACE</i>		
31															1	0		
0x101b80d																0		Reset

**SDIO\_SLC0\_TOKEN\_NO\_REPLACE** Please initialize to 1, and do not modify it. (R/W)

## Register 32.20. SDIO\_SLC0\_LEN\_CONF\_REG (0x00F4)

(reserved)	SDIO_SLC0_LEN_INC_MORE	SDIO_SLC0_LEN_INC	SDIO_SLC0_LEN_WR	SDIO_SLC0_LEN_WDATA		
31	23	22	21	20	19	0
0x20		0	0	0	0x0	
Reset						

**SDIO\_SLC0\_LEN\_WDATA** Configures the length of the data that the slave wants to send. (WT)

**SDIO\_SLC0\_LEN\_WR** Configures this bit to 1 to write SDIO\_SLC0\_LEN\_WDATA into SDIO\_SLC0\_LEN and SLCHOST\_HOSTSLCHOST\_SLC0\_LEN. (WT)


**SDIO\_SLC0\_LEN\_INC** Configures this bit to 1 to add 1 to SDIO\_SLC0\_LEN and SLCHOST\_HOSTSLCHOST\_SLC0\_LEN. (WT)

**SDIO\_SLC0\_LEN\_INC\_MORE** Configures this bit to 1 to add the value of SDIO\_SLC0\_LEN\_WDATA to SDIO\_SLC0\_LEN and SLCHOST\_HOSTSLCHOST\_SLC0\_LEN. (WT)


## Register 32.21. SDIO\_SLC0\_TX\_SHAREMEM\_START\_REG (0x0154)

SDIO_SDIO_SLC0_TX_SHAREMEM_START_ADDR	
31	0
0x0	
Reset	


**SDIO\_SDIO\_SLC0\_TX\_SHAREMEM\_START\_ADDR** Configures SLC0 host to slave channel AHB start address boundary. (R/W)

**Register 32.22. SDIO\_SLC0\_TX\_SHAREMEM\_END\_REG (0x0158)**


**SDIO\_SLC0\_TX\_SHAREMEM\_END\_ADDR** Configures SLC0 host to slave channel AHB end address boundary. (R/W)

**Register 32.23. SDIO\_SLC0\_RX\_SHAREMEM\_START\_REG (0x015C)**


**SDIO\_SLC0\_RX\_SHAREMEM\_START\_ADDR** Configures SLC0 slave to host channel AHB start address boundary. (R/W)

**Register 32.24. SDIO\_SLC0\_RX\_SHAREMEM\_END\_REG (0x0160)**


**SDIO\_SLC0\_RX\_SHAREMEM\_END\_ADDR** Configures SLC0 slave to host channel AHB end address boundary. (R/W)

**Register 32.25. SDIO\_SLC1\_TX\_SHAREMEM\_START\_REG (0x0164)**

**SDIO\_SLC1\_TX\_SHAREMEM\_START\_ADDR** Configures SLC1 host to slave channel AHB start address boundary. (R/W)


**Register 32.26. SDIO\_SLC1\_TX\_SHAREMEM\_END\_REG (0x0168)**

**SDIO\_SLC1\_TX\_SHAREMEM\_END\_ADDR** Configures SLC1 host to slave channel AHB end address boundary. (R/W)

**Register 32.27. SDIO\_SLC1\_RX\_SHAREMEM\_START\_REG (0x016C)**


**SDIO\_SLC1\_RX\_SHAREMEM\_START\_ADDR** Configures SLC1 slave to host channel AHB start address boundary. (R/W)

**Register 32.28. SDIO\_SLC1\_RX\_SHAREMEM\_END\_REG (0x0170)**



**SDIO\_SLC1\_RX\_SHAREMEM\_END\_ADDR** Configures SLC1 slave to host channel AHB end address boundary. (R/W)

**Register 32.29. SDIO\_SLC\_BURST\_LEN\_REG (0x017C)**



**SDIO\_SLC0\_TXDATA\_BURST\_LEN** Configures SLC0 host to slave channel AHB burst type.  
 0: Can use incr4  
 1: Can use incr8  
 (R/W)

**SDIO\_SLC0\_RXDATA\_BURST\_LEN** Configures SLC0 slave to host channel AHB burst type.  
 0: Can use incr and incr4  
 1: Can use incr and incr8  
 (R/W)

**SDIO\_SLC1\_TXDATA\_BURST\_LEN** Configures SLC1 host to slave channel AHB burst type.  
 0: Can use incr4  
 1: Can use incr8  
 (R/W)

**SDIO\_SLC1\_RXDATA\_BURST\_LEN** Configures SLC1 slave to host channel AHB burst type.  
 0: Can use incr and incr4  
 1: Can use incr and incr8  
 (R/W)



**Register 32.31. SDIO\_SLC0INT\_ST\_REG (0x0008)**

31	(reserved)										SDIO_SLC0_RX_DSCR_ERR_INT_ST SDIO_SLC0_TX_DSCR_ERR_INT_ST (reserved) SDIO_SLC0_RX_EOF_INT_ST SDIO_SLC0_RX_DONE_INT_ST SDIO_SLC0_TX_SUC_EOF_INT_ST (reserved) SDIO_SLC0_TX_OVF_INT_ST SDIO_SLC0_RX_UDF_INT_ST SDIO_SLC0_TX_START_INT_ST SDIO_SLC_FRHOST_BIT7_INT_ST SDIO_SLC_FRHOST_BIT6_INT_ST SDIO_SLC_FRHOST_BIT5_INT_ST SDIO_SLC_FRHOST_BIT4_INT_ST SDIO_SLC_FRHOST_BIT3_INT_ST SDIO_SLC_FRHOST_BIT2_INT_ST SDIO_SLC_FRHOST_BIT1_INT_ST SDIO_SLC_FRHOST_BIT0_INT_ST										0																				
21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																				
0x0																					0	0	0	0	0	0	0	0x0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset

**SDIO\_SLC\_FRHOST\_BIT $n$ \_INT\_ST ( $n$ : 0-7)** The masked interrupt status of [SLC\\_FRHOST\\_BIT \$n\$ \\_INT](#) ( $n$ : 0-7). (RO)

**SDIO\_SLC0\_RX\_START\_INT\_ST** The masked interrupt status of [SLC0\\_RX\\_START\\_INT](#). (RO)

**SDIO\_SLC0\_TX\_START\_INT\_ST** The masked interrupt status bit of [SLC0\\_TX\\_START\\_INT](#). (RO)

**SDIO\_SLC0\_RX\_UDF\_INT\_ST** The masked interrupt status of [SLC0\\_RX\\_UDF\\_INT](#). (RO)

**SDIO\_SLC0\_TX\_OVF\_INT\_ST** The masked interrupt status of [SLC0\\_TX\\_OVF\\_INT](#). (RO)

**SDIO\_SLC0\_TX\_DONE\_INT\_ST** The masked interrupt status of [SLC0\\_TX\\_DONE\\_INT](#). (RO)

**SDIO\_SLC0\_TX\_SUC\_EOF\_INT\_ST** The masked interrupt status of [SLC0\\_TX\\_SUC\\_EOF\\_INT](#). (RO)

**SDIO\_SLC0\_RX\_DONE\_INT\_ST** The masked interrupt status of [SLC0\\_RX\\_DONE\\_INT](#). (RO)

**SDIO\_SLC0\_RX\_EOF\_INT\_ST** The masked interrupt status bit of [SLC0\\_RX\\_EOF\\_INT](#). (RO)

**SDIO\_SLC0\_TX\_DSCR\_ERR\_INT\_ST** The masked interrupt status of [SLC0\\_TX\\_DSCR\\_ERR\\_INT](#). (RO)

**SDIO\_SLC0\_RX\_DSCR\_ERR\_INT\_ST** The masked interrupt status of [SLC0\\_RX\\_DSCR\\_ERR\\_INT](#). (RO)



Register 32.32. SDIO\_SLC0INT\_ENA\_REG (0x000C)

(reserved)	SDIO_SLC0_RX_DSCR_ERR_INT_ENA	SDIO_SLC0_TX_DSCR_ERR_INT_ENA	(reserved)	SDIO_SLC0_RX_EOF_INT_ENA	SDIO_SLC0_RX_DONE_INT_ENA	SDIO_SLC0_TX_SUC_EOF_INT_ENA	SDIO_SLC0_TX_DONE_INT_ENA	(reserved)	SDIO_SLC0_TX_OVF_INT_ENA	SDIO_SLC0_RX_UDF_INT_ENA	SDIO_SLC0_TX_START_INT_ENA	SDIO_SLC0_RX_START_INT_ENA	SDIO_SLC_FRHOST_BIT7_INT_ENA	SDIO_SLC_FRHOST_BIT6_INT_ENA	SDIO_SLC_FRHOST_BIT5_INT_ENA	SDIO_SLC_FRHOST_BIT4_INT_ENA	SDIO_SLC_FRHOST_BIT3_INT_ENA	SDIO_SLC_FRHOST_BIT2_INT_ENA	SDIO_SLC_FRHOST_BIT1_INT_ENA	SDIO_SLC_FRHOST_BIT0_INT_ENA		
31	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0		0	0	0	0	0	0	0	0x0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset

**SDIO\_SLC\_FRHOST\_BIT $n$ \_INT\_ENA** ( $n$ : 0-7) Write 1 to enable interrupt [SLC\\_FRHOST\\_BIT \$n\$ \\_INT](#) ( $n$ : 0-7). (R/W)

**SDIO\_SLC0\_RX\_START\_INT\_ENA** Write 1 to enable interrupt [SLC0\\_RX\\_START\\_INT](#). (R/W)

**SDIO\_SLC0\_TX\_START\_INT\_ENA** Write 1 to enable interrupt [SLC0\\_TX\\_START\\_INT](#). (R/W)

**SDIO\_SLC0\_RX\_UDF\_INT\_ENA** Write 1 to enable interrupt [SLC0\\_RX\\_UDF\\_INT](#). (R/W)

**SDIO\_SLC0\_TX\_OVF\_INT\_ENA** Write 1 to enable interrupt [SLC0\\_TX\\_OVF\\_INT](#). (R/W)

**SDIO\_SLC0\_TX\_DONE\_INT\_ENA** Write 1 to enable interrupt [SLC0\\_TX\\_DONE\\_INT](#). (R/W)

**SDIO\_SLC0\_TX\_SUC\_EOF\_INT\_ENA** Write 1 to enable interrupt [SLC0\\_TX\\_SUC\\_EOF\\_INT](#). (R/W)

**SDIO\_SLC0\_RX\_DONE\_INT\_ENA** Write 1 to enable interrupt [SLC0\\_RX\\_DONE\\_INT](#). (R/W)

**SDIO\_SLC0\_RX\_EOF\_INT\_ENA** Write 1 to enable interrupt [SLC0\\_RX\\_EOF\\_INT](#). (R/W)

**SDIO\_SLC0\_TX\_DSCR\_ERR\_INT\_ENA** Write 1 to enable interrupt [SLC0\\_TX\\_DSCR\\_ERR\\_INT](#). (R/W)

**SDIO\_SLC0\_RX\_DSCR\_ERR\_INT\_ENA** Write 1 to enable interrupt [SLC0\\_RX\\_DSCR\\_ERR\\_INT](#). (R/W)

## Register 32.33. SDIO\_SLC0INT\_CLR\_REG (0x0010)

(reserved)																					SDIO_SLC0_RX_DSCR_ERR_INT_CLR	SDIO_SLC0_TX_DSCR_ERR_INT_CLR	(reserved)		SDIO_SLC0_RX_EOF_INT_CLR	SDIO_SLC0_RX_DONE_INT_CLR	SDIO_SLC0_TX_SUC_EOF_INT_CLR	(reserved)		SDIO_SLC0_TX_OVF_INT_CLR	SDIO_SLC0_RX_UDF_INT_CLR	SDIO_SLC0_TX_START_INT_CLR	SDIO_SLC_FRHOST_INT_CLR	SDIO_SLC_FRHOST_BIT7_INT_CLR	SDIO_SLC_FRHOST_BIT6_INT_CLR	SDIO_SLC_FRHOST_BIT5_INT_CLR	SDIO_SLC_FRHOST_BIT4_INT_CLR	SDIO_SLC_FRHOST_BIT3_INT_CLR	SDIO_SLC_FRHOST_BIT2_INT_CLR	SDIO_SLC_FRHOST_BIT1_INT_CLR	SDIO_SLC_FRHOST_BIT0_INT_CLR
31	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																			
0x0		0	0	0	0	0	0	0	0x0	0	0	0	0	0	0	0	0	0	0	0	0	0																			

Reset

**SDIO\_SLC\_FRHOST\_BIT $n$ \_INT\_CLR ( $n$ : 0-7)** Write 1 to clear interrupt [SLC\\_FRHOST\\_BIT \$n\$ \\_INT](#) ( $n$ : 0-7). (WT)

**SDIO\_SLC0\_RX\_START\_INT\_CLR** Write 1 to clear interrupt [SLC0\\_RX\\_START\\_INT](#). (WT)

**SDIO\_SLC0\_TX\_START\_INT\_CLR** Write 1 to clear interrupt [SLC0\\_TX\\_START\\_INT](#). (WT)

**SDIO\_SLC0\_RX\_UDF\_INT\_CLR** Write 1 to clear interrupt [SLC0\\_RX\\_UDF\\_INT](#). (WT)

**SDIO\_SLC0\_TX\_OVF\_INT\_CLR** Write 1 to clear interrupt [SLC0\\_TX\\_OVF\\_INT](#). (WT)

**SDIO\_SLC0\_TX\_DONE\_INT\_CLR** Write 1 to clear interrupt [SLC0\\_TX\\_DONE\\_INT](#). (WT)

**SDIO\_SLC0\_TX\_SUC\_EOF\_INT\_CLR** Write 1 to clear interrupt [SLC0\\_TX\\_SUC\\_EOF\\_INT](#). (WT)

**SDIO\_SLC0\_RX\_DONE\_INT\_CLR** Write 1 to clear interrupt [SLC0\\_RX\\_DONE\\_INT](#). (WT)

**SDIO\_SLC0\_RX\_EOF\_INT\_CLR** Write 1 to clear interrupt [SLC0\\_RX\\_EOF\\_INT](#). (WT)

**SDIO\_SLC0\_TX\_DSCR\_ERR\_INT\_CLR** Write 1 to clear interrupt [SLC0\\_TX\\_DSCR\\_ERR\\_INT](#). (WT)

**SDIO\_SLC0\_RX\_DSCR\_ERR\_INT\_CLR** Write 1 to clear interrupt [SLC0\\_RX\\_DSCR\\_ERR\\_INT](#). (WT)

**Register 32.34. SDIO\_SLC1INT\_RAW\_REG (0x0014)**

(reserved)		SDIO_SLC1_RX_DSCR_ERR_INT_RAW		SDIO_SLC1_TX_DSCR_ERR_INT_RAW		(reserved)		SDIO_SLC1_RX_EOF_INT_RAW		SDIO_SLC1_RX_DONE_INT_RAW		(reserved)		SDIO_SLC1_TX_OVF_INT_RAW		SDIO_SLC1_RX_UDF_INT_RAW		SDIO_SLC1_TX_START_INT_RAW		SDIO_SLC1_RX_START_INT_RAW		SDIO_SLC1_FRHOST_BIT15_INT_RAW		SDIO_SLC1_FRHOST_BIT14_INT_RAW		SDIO_SLC1_FRHOST_BIT13_INT_RAW		SDIO_SLC1_FRHOST_BIT12_INT_RAW		SDIO_SLC1_FRHOST_BIT11_INT_RAW		SDIO_SLC1_FRHOST_BIT10_INT_RAW		SDIO_SLC1_FRHOST_BIT9_INT_RAW		SDIO_SLC1_FRHOST_BIT8_INT_RAW		
31	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									Reset							
0x0		0	0	0	0	0	0	0	0x0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**SDIO\_SLC\_FRHOST\_BIT $n$ \_INT\_RAW ( $n$ : 8-15)** The raw interrupt status of [SLC\\_FRHOST\\_BIT \$n\$ \\_INT \( \$n\$ : 8-15\)](#). (R/WTC/SS)

**SDIO\_SLC1\_RX\_START\_INT\_RAW** The raw interrupt status of [SLC1\\_RX\\_START\\_INT](#). (R/WTC/SS)

**SDIO\_SLC1\_TX\_START\_INT\_RAW** The raw interrupt status of [SLC1\\_TX\\_START\\_INT](#). (R/WTC/SS)

**SDIO\_SLC1\_RX\_UDF\_INT\_RAW** The raw interrupt status of [SLC1\\_RX\\_UDF\\_INT](#). (R/WTC/SS)

**SDIO\_SLC1\_TX\_OVF\_INT\_RAW** The raw interrupt status of [SLC1\\_TX\\_OVF\\_INT](#). (R/WTC/SS)

**SDIO\_SLC1\_TX\_DONE\_INT\_RAW** The raw interrupt status of [SLC1\\_TX\\_DONE\\_INT](#). (R/WTC/SS)

**SDIO\_SLC1\_TX\_SUC\_EOF\_INT\_RAW** The raw interrupt status of [SLC1\\_TX\\_SUC\\_EOF\\_INT](#). (R/WTC/SS)

**SDIO\_SLC1\_RX\_DONE\_INT\_RAW** The raw interrupt status of [SLC1\\_RX\\_DONE\\_INT](#). (R/WTC/SS)

**SDIO\_SLC1\_RX\_EOF\_INT\_RAW** The raw interrupt status of [SLC1\\_RX\\_EOF\\_INT](#). (R/WTC/SS)

**SDIO\_SLC1\_TX\_DSCR\_ERR\_INT\_RAW** The raw interrupt status of [SLC1\\_TX\\_DSCR\\_ERR\\_INT](#). (R/WTC/SS)

**SDIO\_SLC1\_RX\_DSCR\_ERR\_INT\_RAW** The raw interrupt status of [SLC1\\_RX\\_DSCR\\_ERR\\_INT](#). (R/WTC/SS)

**Register 32.35. SDIO\_SLC1INT\_CLR\_REG (0x0020)**

(reserved)																					SDIO_SLC1_RX_DSCR_ERR_INT_CLR	SDIO_SLC1_TX_DSCR_ERR_INT_CLR	(reserved)		SDIO_SLC1_RX_EOF_INT_CLR	SDIO_SLC1_RX_DONE_INT_CLR	(reserved)		SDIO_SLC1_TX_OVF_INT_CLR	SDIO_SLC1_RX_UDF_INT_CLR	SDIO_SLC1_TX_START_INT_CLR	SDIO_SLC1_RX_START_INT_CLR	SDIO_SLC1_FRHOST_BIT15_INT_CLR	SDIO_SLC1_FRHOST_BIT14_INT_CLR	SDIO_SLC1_FRHOST_BIT13_INT_CLR	SDIO_SLC1_FRHOST_BIT12_INT_CLR	SDIO_SLC1_FRHOST_BIT11_INT_CLR	SDIO_SLC1_FRHOST_BIT10_INT_CLR	SDIO_SLC1_FRHOST_BIT9_INT_CLR	SDIO_SLC1_FRHOST_BIT8_INT_CLR
31	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																		
0x0		0	0	0	0	0	0	0	0x0	0	0	0	0	0	0	0	0	0	0	0	0	0																		

Reset

**SDIO\_SLC\_FRHOST\_BIT $n$ \_INT\_CLR ( $n$ : 8-15)** Write 1 to clear interrupt **SLC\_FRHOST\_BIT $n$ \_INT ( $n$ : 8-15)**. (WT)

**SDIO\_SLC1\_RX\_START\_INT\_CLR** Write 1 to clear interrupt **SLC1\_RX\_START\_INT**. (WT)

**SDIO\_SLC1\_TX\_START\_INT\_CLR** Write 1 to clear interrupt **SLC1\_TX\_START\_INT**. (WT)

**SDIO\_SLC1\_RX\_UDF\_INT\_CLR** Write 1 to clear interrupt **SLC1\_RX\_UDF\_INT**. (WT)

**SDIO\_SLC1\_TX\_OVF\_INT\_CLR** Write 1 to clear interrupt **SLC1\_TX\_OVF\_INT**. (WT)

**SDIO\_SLC1\_TX\_DONE\_INT\_CLR** Write 1 to clear interrupt **SLC1\_TX\_DONE\_INT**. (WT)

**SDIO\_SLC1\_TX\_SUC\_EOF\_INT\_CLR** Write 1 to clear interrupt **SLC1\_TX\_SUC\_EOF\_INT**. (WT)

**SDIO\_SLC1\_RX\_DONE\_INT\_CLR** Write 1 to clear interrupt **SLC1\_RX\_DONE\_INT**. (WT)

**SDIO\_SLC1\_RX\_EOF\_INT\_CLR** Write 1 to clear interrupt **SLC1\_RX\_EOF\_INT**. (WT)

**SDIO\_SLC1\_TX\_DSCR\_ERR\_INT\_CLR** Write 1 to clear interrupt **SLC1\_TX\_DSCR\_ERR\_INT**. (WT)

**SDIO\_SLC1\_RX\_DSCR\_ERR\_INT\_CLR** Write 1 to clear interrupt **SLC1\_RX\_DSCR\_ERR\_INT**. (WT)

**Register 32.36. SDIO\_SLCINTVEC\_TOHOST\_REG (0x005C)**

(reserved)		SDIO_SLC1_TOHOST_INTVEC				(reserved)		SDIO_SLC0_TOHOST_INTVEC				
31	24	23	16	15	8	7						0
0x0		0x0				0x0		0x0				0

Reset

**SDIO\_SLC0\_TOHOST\_INTVEC** The interrupt set bit of **SLCHOST\_SLC0\_TOHOST\_BIT $n$ \_INT ( $n$ : 0-7)**. These bits will be cleared automatically. (WT)

**SDIO\_SLC1\_TOHOST\_INTVEC** The interrupt set bit of **SLCHOST\_SLC1\_TOHOST\_BIT $n$ \_INT ( $n$ : 0-7)**. These bits will be cleared automatically. (WT)

Register 32.37. SDIO\_SLC1INT\_ST1\_REG (0x014C)

31	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
(reserved)										(reserved)													
0x0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Reset

**SDIO\_SLC\_FRHOST\_BIT $n$ \_INT\_ST1** ( $n$ : 8-15) The masked interrupt status of SLC\_FRHOST\_BIT $n$ \_INT ( $n$ : 8-15). (RO)

**SDIO\_SLC1\_RX\_START\_INT\_ST1** The masked interrupt status of SLC1\_RX\_START\_INT. (RO)

**SDIO\_SLC1\_TX\_START\_INT\_ST1** The masked interrupt status of SLC1\_TX\_START\_INT. (RO)

**SDIO\_SLC1\_RX\_UDF\_INT\_ST1** The masked interrupt status of SLC1\_RX\_UDF\_INT. (RO)

**SDIO\_SLC1\_TX\_OVF\_INT\_ST1** The masked interrupt status of SLC1\_TX\_OVF\_INT. (RO)

**SDIO\_SLC1\_TX\_DONE\_INT\_ST1** The masked interrupt status of SLC1\_TX\_DONE\_INT. (RO)

**SDIO\_SLC1\_TX\_SUC\_EOF\_INT\_ST1** The masked interrupt status of SLC1\_TX\_SUC\_EOF\_INT. (RO)

**SDIO\_SLC1\_RX\_DONE\_INT\_ST1** The masked interrupt status of SLC1\_RX\_DONE\_INT. (RO)

**SDIO\_SLC1\_RX\_EOF\_INT\_ST1** The masked interrupt status of SLC1\_RX\_EOF\_INT. (RO)

**SDIO\_SLC1\_TX\_DSCR\_ERR\_INT\_ST1** The masked interrupt status of SLC1\_TX\_DSCR\_ERR\_INT. (RO)

**SDIO\_SLC1\_RX\_DSCR\_ERR\_INT\_ST1** The masked interrupt status of SLC1\_RX\_DSCR\_ERR\_INT. (RO)

**Register 32.38. SDIO\_SLC1INT\_ENA1\_REG (0x0150)**

(reserved)										SDIO_SLC1_RX_DSCR_ERR_INT_ENA1 SDIO_SLC1_TX_DSCR_ERR_INT_ENA1 (reserved) SDIO_SLC1_RX_EOF_INT_ENA1 SDIO_SLC1_TX_DONE_INT_ENA1 SDIO_SLC1_TX_SUC_EOF_INT_ENA1 (reserved) SDIO_SLC1_TX_OVF_INT_ENA1 SDIO_SLC1_RX_UDF_INT_ENA1 SDIO_SLC1_TX_START_INT_ENA1 SDIO_SLC1_RX_START_INT_ENA1 SDIO_SLC_FRHOST_BIT15_INT_ENA1 SDIO_SLC_FRHOST_BIT14_INT_ENA1 SDIO_SLC_FRHOST_BIT13_INT_ENA1 SDIO_SLC_FRHOST_BIT12_INT_ENA1 SDIO_SLC_FRHOST_BIT11_INT_ENA1 SDIO_SLC_FRHOST_BIT10_INT_ENA1 SDIO_SLC_FRHOST_BIT9_INT_ENA1 SDIO_SLC_FRHOST_BIT8_INT_ENA1													
31	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0x0		0	0	0	0	0	0	0	0x0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset

**SDIO\_SLC\_FRHOST\_BIT $n$ \_INT\_ENA1** ( $n$ : 8-15) Write 1 to enable interrupt **SLC\_FRHOST\_BIT $n$ \_INT** ( $n$ : 8-15). (R/W)

**SDIO\_SLC1\_RX\_START\_INT\_ENA1** Write 1 to enable interrupt **SLC1\_RX\_START\_INT**. (R/W)

**SDIO\_SLC1\_TX\_START\_INT\_ENA1** Write 1 to enable interrupt **SLC1\_TX\_START\_INT**. (R/W)

**SDIO\_SLC1\_RX\_UDF\_INT\_ENA1** Write 1 to enable interrupt **SLC1\_RX\_UDF\_INT**. (R/W)

**SDIO\_SLC1\_TX\_OVF\_INT\_ENA1** Write 1 to enable interrupt **SLC1\_TX\_OVF\_INT**. (R/W)

**SDIO\_SLC1\_TX\_DONE\_INT\_ENA1** Write 1 to enable interrupt **SLC1\_TX\_DONE\_INT**. (R/W)

**SDIO\_SLC1\_TX\_SUC\_EOF\_INT\_ENA1** Write 1 to enable interrupt **SLC1\_TX\_SUC\_EOF\_INT**. (R/W)

**SDIO\_SLC1\_RX\_DONE\_INT\_ENA1** Write 1 to enable interrupt **SLC1\_RX\_DONE\_INT**. (R/W)

**SDIO\_SLC1\_RX\_EOF\_INT\_ENA1** Write 1 to enable interrupt **SLC1\_RX\_EOF\_INT**. (R/W)

**SDIO\_SLC1\_TX\_DSCR\_ERR\_INT\_ENA1** Write 1 to enable interrupt **SLC1\_TX\_DSCR\_ERR\_INT**. (R/W)

**SDIO\_SLC1\_RX\_DSCR\_ERR\_INT\_ENA1** Write 1 to enable interrupt **SLC1\_RX\_DSCR\_ERR\_INT**. (R/W)

**Register 32.39. SDIO\_SLC0\_LENGTH\_REG (0x00F8)**

(reserved)										SDIO_SLC0_LEN												
31	20	19																				0
0x0		0x0																				

Reset

**SDIO\_SLC0\_LEN** Represents the accumulated length of data that the slave wants to send. (RO)

### 32.9.3 SLC Host Registers

Register 32.40. SLCHOST\_CONF\_REG (0x01F0)

(reserved)		SLCHOST_HSPEED_CON_EN				(reserved)		SLCHOST_FRC_POS_SAMP		SLCHOST_FRC_NEG_SAMP		SLCHOST_FRC_SDIO20		SLCHOST_FRC_SDIO11	
31	28	27	26	20	19	15	14	10	9	5	4	0			
0x0		0	0x0				0x0		0x0		0x0		0x0		Reset

**SLCHOST\_FRC\_SDIO11** Configure 1 to bit[4] to force drive CMD signal at the falling clock edge. Configures 1 to bit[3:0] corresponding bit to force drive DAT[3:0] signal corresponding bit at the falling clock edge. (R/W)


**SLCHOST\_FRC\_SDIO20** Configure 1 to bit[4] to force drive CMD signal at the rising clock edge. Configures 1 to bit[3:0] corresponding bit to force drive DAT[3:0] signal corresponding bit at the rising clock edge. (R/W)

**SLCHOST\_FRC\_NEG\_SAMP** Configure 1 to bit[4] to force sample CMD signal at the falling clock edge. Configures 1 to bit[3:0] corresponding bit to force sample DAT[3:0] signal corresponding bit at the falling clock edge. (R/W)

**SLCHOST\_FRC\_POS\_SAMP** Configure 1 to bit[4] to force sample CMD signal at the rising clock edge. Configures 1 to bit[3:0] corresponding bit to force sample DAT[3:0] signal corresponding bit at the rising clock edge. (R/W)

**SLCHOST\_HSPEED\_CON\_EN** Configures 1 to this bit, configures 1 to [HINF\\_HIGH\\_SPEED\\_ENABLE](#), and then the host configures 1 to EHS in CCCR to force drive CMD and DAT signals at the rising clock edge. (R/W)

**Register 32.41. SLCHOST\_SLC0HOST\_INT\_RAW\_REG (0x0050)**



**SLCHOST\_SLC0\_TOHOST\_BIT $n$ \_INT\_RAW ( $n$ : 0-7)** The raw interrupt status of [SLCHOST\\_SLC0\\_TOHOST\\_BIT \$n\$ \\_INT \( \$n\$ : 0-7\)](#). (R/WTC/SS)

**SLCHOST\_SLC0\_RX\_UDF\_INT\_RAW** The raw interrupt status of [SLCHOST\\_SLC0\\_RX\\_UDF\\_INT](#). (R/WTC/SS)

**SLCHOST\_SLC0\_TX\_OVF\_INT\_RAW** The raw interrupt status of [SLCHOST\\_SLC0\\_TX\\_OVF\\_INT](#). (R/WTC/SS)

**SLCHOST\_SLC0\_RX\_NEW\_PACKET\_INT\_RAW** The raw interrupt status of [SLCHOST\\_SLC0\\_RX\\_NEW\\_PACKET\\_INT](#). (R/WTC/SS)



**Register 32.42. SLCHOST\_SLC1HOST\_INT\_RAW\_REG (0x0054)**

(reserved)				SLCHOST_SLC1_RX_NEW_PACKET_INT_RAW				(reserved)				SLCHOST_SLC1_TX_OVF_INT_RAW SLCHOST_SLC1_RX_UDF_INT_RAW				(reserved)				SLCHOST_SLC1_TOHOST_BIT7_INT_RAW SLCHOST_SLC1_TOHOST_BIT6_INT_RAW SLCHOST_SLC1_TOHOST_BIT5_INT_RAW SLCHOST_SLC1_TOHOST_BIT4_INT_RAW SLCHOST_SLC1_TOHOST_BIT3_INT_RAW SLCHOST_SLC1_TOHOST_BIT2_INT_RAW SLCHOST_SLC1_TOHOST_BIT1_INT_RAW SLCHOST_SLC1_TOHOST_BIT0_INT_RAW							
31	26	25	24	18	17	16	15	8	7	6	5	4	3	2	1	0											
0x0				0				0x0				0				0				0				Reset			


**SLCHOST\_SLC1\_TOHOST\_BIT $n$ \_INT\_RAW ( $n$ : 0-7)** The raw interrupt status of [SLCHOST\\_SLC1\\_TOHOST\\_BIT \$n\$ \\_INT \( \$n\$ : 0-7\)](#). (R/WTC/SS)

**SLCHOST\_SLC1\_RX\_UDF\_INT\_RAW** The raw interrupt status of [SLCHOST\\_SLC1\\_RX\\_UDF\\_INT](#). (R/WTC/SS)

**SLCHOST\_SLC1\_TX\_OVF\_INT\_RAW** The raw interrupt status of [SLCHOST\\_SLC1\\_TX\\_OVF\\_INT](#). (R/WTC/SS)

**SLCHOST\_SLC1\_RX\_NEW\_PACKET\_INT\_RAW** The raw interrupt status of [SLCHOST\\_SLC1\\_RX\\_NEW\\_PACKET\\_INT](#). (R/WTC/SS)

**Register 32.43. SLCHOST\_SLC0HOST\_INT\_ST\_REG (0x0058)**



**SLCHOST\_SLC0\_TOHOST\_BIT $n$ \_INT\_ST ( $n$ : 0-7)** The masked interrupt status of [SLCHOST\\_SLC0\\_TOHOST\\_BIT \$n\$ \\_INT \( \$n\$ : 0-7\)](#). (RO)

**SLCHOST\_SLC0\_RX\_UDF\_INT\_ST** The masked interrupt status of [SLCHOST\\_SLC0\\_RX\\_UDF\\_INT](#). (RO)

**SLCHOST\_SLC0\_TX\_OVF\_INT\_ST** The masked interrupt status of [SLCHOST\\_SLC0\\_TX\\_OVF\\_INT](#). (RO)

**SLCHOST\_SLC0\_RX\_NEW\_PACKET\_INT\_ST** The masked interrupt status of [SLCHOST\\_SLC0\\_RX\\_NEW\\_PACKET\\_INT](#). (RO)

**Register 32.44. SLCHOST\_SLC1HOST\_INT\_ST\_REG (0x005C)**

(reserved)				SLCHOST_SLC1_RX_NEW_PACKET_INT_ST				(reserved)				SLCHOST_SLC1_TX_OVF_INT_ST SLCHOST_SLC1_RX_UDF_INT_ST				(reserved)				SLCHOST_SLC1_TOHOST_BIT7_INT_ST SLCHOST_SLC1_TOHOST_BIT6_INT_ST SLCHOST_SLC1_TOHOST_BIT5_INT_ST SLCHOST_SLC1_TOHOST_BIT4_INT_ST SLCHOST_SLC1_TOHOST_BIT3_INT_ST SLCHOST_SLC1_TOHOST_BIT2_INT_ST SLCHOST_SLC1_TOHOST_BIT1_INT_ST SLCHOST_SLC1_TOHOST_BIT0_INT_ST							
31	26	25	24	18	17	16	15	8	7	6	5	4	3	2	1	0	Reset										
0x0				0				0x0				0 0				0x0				0 0 0 0 0 0 0 0							

**SLCHOST\_SLC1\_TOHOST\_BIT $n$ \_INT\_ST ( $n$ : 0-7)** The masked interrupt status of **SLCHOST\_SLC1\_TOHOST\_BIT $n$ \_INT ( $n$ : 0-7)**. (RO)

**SLCHOST\_SLC1\_RX\_UDF\_INT\_ST** The masked interrupt status of **SLCHOST\_SLC1\_RX\_UDF\_INT**. (RO)

**SLCHOST\_SLC1\_TX\_OVF\_INT\_ST** The masked interrupt status of **SLCHOST\_SLC1\_TX\_OVF\_INT**. (RO)

**SLCHOST\_SLC1\_RX\_NEW\_PACKET\_INT\_ST** The masked interrupt status of **SLCHOST\_SLC1\_RX\_NEW\_PACKET\_INT**. (RO)

**Register 32.45. SLCHOST\_CONF\_W7\_REG (0x008C)**

SLCHOST_SLCHOST_CONF31				(reserved)				SLCHOST_SLCHOST_CONF29				(reserved)			
31	24	23	16	15	8	7	Reset								
0x0				0x0				0x0				0x0			

**SLCHOST\_SLCHOST\_CONF29** The interrupt set bits of **SLCINT\_SLC\_FRHOST\_BIT $n$ \_INT ( $n$ : 0-7)**. These bits will not be cleared automatically. (R/W)

**SLCHOST\_SLCHOST\_CONF31** The interrupt set bits of **SLCINT\_SLC\_FRHOST\_BIT $n$ \_INT ( $n$ : 8-15)**. These bits will not be cleared automatically. (R/W)

Register 32.46. SLCHOST\_SLC0HOST\_INT\_CLR\_REG (0x00D4)

(reserved)										SLCHOST_SLC0_RX_NEW_PACKET_INT_CLR			(reserved)										SLCHOST_SLC0_TX_OVF_INT_CLR		SLCHOST_SLC0_RX_UDF_INT_CLR		(reserved)										SLCHOST_SLC0_TOHOST_BIT7_INT_CLR		SLCHOST_SLC0_TOHOST_BIT6_INT_CLR		SLCHOST_SLC0_TOHOST_BIT5_INT_CLR		SLCHOST_SLC0_TOHOST_BIT4_INT_CLR		SLCHOST_SLC0_TOHOST_BIT3_INT_CLR		SLCHOST_SLC0_TOHOST_BIT2_INT_CLR		SLCHOST_SLC0_TOHOST_BIT1_INT_CLR		SLCHOST_SLC0_TOHOST_BIT0_INT_CLR	
31																			24	23	22							18	17	16	15							8	7	6	5	4	3	2	1	0	Reset					
0x0										0	0x0						0	0	0x0						0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0												

**SLCHOST\_SLC0\_TOHOST\_BIT $n$ \_INT\_CLR ( $n$ : 0-7)** Write 1 to clear interrupt [SLCHOST\\_SLC0\\_TOHOST\\_BIT \$n\$ \\_INT](#) ( $n$ : 0-7). (WT)

**SLCHOST\_SLC0\_RX\_UDF\_INT\_CLR** Write 1 to clear interrupt [SLCHOST\\_SLC0\\_RX\\_UDF\\_INT](#). (WT)

**SLCHOST\_SLC0\_TX\_OVF\_INT\_CLR** Write 1 to clear interrupt [SLCHOST\\_SLC0\\_TX\\_OVF\\_INT](#). (WT)

**SLCHOST\_SLC0\_RX\_NEW\_PACKET\_INT\_CLR** Write 1 to clear interrupt [SLCHOST\\_SLC0\\_RX\\_NEW\\_PACKET\\_INT](#). (WT)

## Register 32.47. SLCHOST\_SLC1HOST\_INT\_CLR\_REG (0x00D8)

(reserved)				SLCHOST_SLC1_RX_NEW_PACKET_INT_CLR				(reserved)				SLCHOST_SLC1_TX_OVF_INT_CLR				SLCHOST_SLC1_RX_UDF_INT_CLR				(reserved)				SLCHOST_SLC1_TOHOST_BIT7_INT_CLR		SLCHOST_SLC1_TOHOST_BIT6_INT_CLR		SLCHOST_SLC1_TOHOST_BIT5_INT_CLR		SLCHOST_SLC1_TOHOST_BIT4_INT_CLR		SLCHOST_SLC1_TOHOST_BIT3_INT_CLR		SLCHOST_SLC1_TOHOST_BIT2_INT_CLR		SLCHOST_SLC1_TOHOST_BIT1_INT_CLR		SLCHOST_SLC1_TOHOST_BIT0_INT_CLR			
31	26	25	24	18	17	16	15	8	7	6	5	4	3	2	1	0																									
0x0				0				0x0				0				0				0		0		0		0		0		0		0		0		0		0		Reset	


**SLCHOST\_SLC1\_TOHOST\_BIT $n$ \_INT\_CLR ( $n$ : 0-7)** Write 1 to clear interrupt [SLCHOST\\_SLC1\\_TOHOST\\_BIT \$n\$ \\_INT \( \$n\$ : 0-7\)](#). (WT)

**SLCHOST\_SLC1\_RX\_UDF\_INT\_CLR** Write 1 to clear interrupt [SLCHOST\\_SLC1\\_RX\\_UDF\\_INT](#). (WT)

**SLCHOST\_SLC1\_TX\_OVF\_INT\_CLR** Write 1 to clear interrupt [SLCHOST\\_SLC1\\_TX\\_OVF\\_INT](#). (WT)

**SLCHOST\_SLC1\_RX\_NEW\_PACKET\_INT\_CLR** Write 1 to clear interrupt [SLCHOST\\_SLC1\\_RX\\_NEW\\_PACKET\\_INT](#). (WT)

**Register 32.48. SLCHOST\_SLC0HOST\_FUNC1\_INT\_ENA\_REG (0x00DC)**




**SLCHOST\_FN1\_SLC0\_TOHOST\_BIT $n$ \_INT\_ENA ( $n$ : 0-7)** Write 1 to enable **SLCHOST\_SLC0\_TOHOST\_BIT $n$ \_INT** ( $n$ : 0-7). (R/W)

**SLCHOST\_FN1\_SLC0\_RX\_UDF\_INT\_ENA** Write 1 to enable **SLCHOST\_SLC0\_RX\_UDF\_INT**. (R/W)

**SLCHOST\_FN1\_SLC0\_TX\_OVF\_INT\_ENA** Write 1 to enable **SLCHOST\_SLC0\_TX\_OVF\_INT**. (R/W)

**SLCHOST\_FN1\_SLC0\_RX\_NEW\_PACKET\_INT\_ENA** Write 1 to enable **SLCHOST\_SLC0\_RX\_NEW\_PACKET\_INT**. (R/W)

**Register 32.49. SLCHOST\_SLC1HOST\_FUNC1\_INT\_ENA\_REG (0x00E0)**




**SLCHOST\_FN1\_SLC1\_TOHOST\_BIT $n$ \_INT\_ENA** ( $n$ : 0-7) Write 1 to enable **SLCHOST\_SLC1\_TOHOST\_BIT $n$ \_INT** ( $n$ : 0-7). (R/W)

**SLCHOST\_FN1\_SLC1\_RX\_UDF\_INT\_ENA** Write 1 to enable **SLCHOST\_SLC1\_RX\_UDF\_INT**. (R/W)


**SLCHOST\_FN1\_SLC1\_TX\_OVF\_INT\_ENA** Write 1 to enable **SLCHOST\_SLC1\_TX\_OVF\_INT**. (R/W)

**SLCHOST\_FN1\_SLC1\_RX\_NEW\_PACKET\_INT\_ENA** Write 1 to enable **SLCHOST\_SLC1\_RX\_NEW\_PACKET\_INT**. (R/W)

**Register 32.50. SLCHOST\_SLC0HOST\_TOKEN\_RDATA\_REG (0x0044)**




**SLCHOST\_HOSTSLCHOST\_SLC0\_TOKEN1** Represents the SLC0 accumulated number of buffers for receiving data. (RO)

**Register 32.51. SLCHOST\_PKT\_LEN\_REG (0x0060)**

**SLCHOST\_HOSTSLCHOST\_SLC0\_LEN** Represents the accumulated length of data that the slave wants to send. The value gets updated only when the host reads it. (RO)


**SLCHOST\_HOSTSLCHOST\_SLC0\_LEN\_CHECK** Check SLCHOST\_HOSTSLCHOST\_SLC0\_LEN. Its value is SLCHOST\_HOSTSLCHOST\_SLC0\_LEN bit[9:0] plus bit[19:10]. (RO)

**Register 32.52. SLCHOST\_SLC1HOST\_TOKEN\_RDATA\_REG (0x00C4)**

**SLCHOST\_HOSTSLCHOST\_SLC1\_TOKEN1** Represents the SLC1 accumulated number of buffers for receiving data. (RO)




**Register 32.53. SLCHOST\_CONF\_Wn\_REG(n: 0-2) (0x006C+0x4\*n)**




**SLCHOST\_SLCHOST\_CONF<sub>n</sub>** The information interaction register between the host and slave. Both of them can access it. (R/W)

**Register 32.54. SLCHOST\_CONF\_W3\_REG (0x0078)**



**SLCHOST\_SLCHOST\_CONF3** The information interaction register between the host and slave. Both of them can access it. (R/W)


**Register 32.55. SLCHOST\_CONF\_W4\_REG (0x007C)**



**SLCHOST\_SLCHOST\_CONF4** The information interaction register between the host and slave. Both of them can access it. (R/W)

**Register 32.56. SLCHOST\_CONF\_W6\_REG (0x0088)**

**SLCHOST\_SLCHOST\_CONF6** The information interaction register between the host and slave. Both of them can access it. (R/W)

**Register 32.57. SLCHOST\_CONF\_W $n$ \_REG( $n$ : 8-15) (0x009C+0x4\*( $n$ -8))**

**SLCHOST\_SLCHOST\_CONF $n$**  The information interaction register between the host and slave. Both of them can access it. (R/W)

## 33 LED PWM Controller (LEDC)

### 33.1 Overview

The LED PWM Controller is a peripheral designed to generate PWM signals for LED control. It has specialized features such as automatic duty cycle fading. However, the LED PWM Controller can also be used to generate PWM signals for other purposes.

### 33.2 Features

The LED PWM Controller has the following features:

- Six independent PWM generators (i.e. six channels)
- Maximum PWM duty cycle resolution: 20 bits
- Four independent timers that support fractional division
- Adjustable phase of PWM signal output
- PWM duty cycle dithering
- Automatic duty cycle fading — gradual increase/decrease of a PWM's duty cycle without interference from the processor. An interrupt will be generated upon fade completion
- Up to 16 duty cycle ranges for each PWM generator to generate gamma curve signals - each range can be independently configured in terms of fading direction (increase or decrease), fading amount (the amount by which the duty cycle increases or decreases each time), the number of fades (how many times the duty cycle fades in one range), and fading frequency
- PWM signal output in low-power mode (Light-sleep mode)
- Event generation and task response related to the Event Task Matrix (ETM) peripheral

Note that the four timers are identical regarding their features and operation. The following sections refer to the timers collectively as Timer $x$  (where  $x$  ranges from 0 to 3). Likewise, the six PWM generators are also identical in features and operation, and thus are collectively referred to as PWM $n$  (where  $n$  ranges from 0 to 5).




Figure 33-1. LED PWM Architecture

**PRELIMINARY**

## 33.3 Functional Description

### 33.3.1 Architecture

Figure 33-1 shows the architecture of the LED PWM Controller.

Each of the four timers has an internal timebase counter (i.e. a counter that counts on cycles of a reference clock) and thus can be independently configured (i.e. configurable clock divider, and counter overflow value). Each PWM generator selects one of the timers by configuring the `LEDC_TIMER_SEL_CHn`, and uses the timer's counter value `timerx_cnt` as a reference to generate its PWM signal.

Figure 33-2 illustrates the main functional blocks of the timer and the PWM generator.




Figure 33-2. Timer and PWM Generator Block Diagram

### 33.3.2 Timers

Each timer in LED PWM Controller internally maintains a timebase counter. Referring to Figure 33-2, this clock signal used by the timebase counter is named `ref_pulsex`. All timers use the same clock source `LEDC_CLKx`, which is then passed through a clock divider to generate `ref_pulsex` for the counter.

#### 33.3.2.1 Clock Source

LED PWM registers configured by software are clocked by `APB_CLK`. To use the LED PWM peripheral, the `APB_CLK` signal going to the LED PWM has to be enabled. The `APB_CLK` signal to LED PWM can be enabled by setting the `PCR_LEDC_CLK_EN` field in the `PCR_LEDC_CONF_REG` register, and reset via software by setting the `PCR_LEDC_RST_EN` field in the `PCR_LEDC_CONF_REG` register.

Timers in the LED PWM Controller choose their common clock source from one of the following clock signals: `PLL_F80M_CLK`, `RC_FAST_CLK`, and `XTAL_CLK`. The procedure for selecting a clock source signal for `LEDC_CLKx` is described below:

- `PLL_F80M_CLK`: Set `LEDC_SCLK_SEL[1:0]` to 1
- `RC_FAST_CLK`: Set `LEDC_SCLK_SEL[1:0]` to 2
- `XTAL_CLK`: Set `LEDC_SCLK_SEL[1:0]` to 3

The LEDC\_CLK $x$  signal will then be passed through the clock divider.

For more information, please refer to Chapter 7 *Reset and Clock*.

### 33.3.2.2 Clock Divider Configuration

The LEDC\_CLK $x$  signal is passed through a clock divider to generate the ref\_pulse $x$  signal for the counter. The frequency of ref\_pulse $x$  is equal to the frequency of LEDC\_CLK $x$  divided by the divisor LEDC\_CLK\_DIV (see Figure 33-2).

The clock divider is a fractional divider. Thus, the divisor LEDC\_CLK\_DIV can be non-integer values. LEDC\_CLK\_DIV is configured according to the following equation.

$$\text{LEDC\_CLK\_DIV} = A + \frac{B}{256}$$


- The integer part  $A$  corresponds to the most significant 10 bits of LEDC\_CLK\_DIV\_TIMER $x$  (i.e. LEDC\_TIMER $x$ \_CONF\_REG[22:13])
- The fractional part  $B$  corresponds to the least significant 8 bits of LEDC\_CLK\_DIV\_TIMER $x$  (i.e. LEDC\_TIMER $x$ \_CONF\_REG[12:5])

When the fractional part  $B$  is 0, LEDC\_CLK\_DIV is equivalent to an integer divisor (i.e. an integer prescaler). In other words, a ref\_pulse $x$  clock pulse is generated after every  $A$  number of LEDC\_CLK $x$  clock pulses.

However, when  $B$  is not 0, LEDC\_CLK\_DIV becomes a non-integer divisor. The clock divider implements non-integer frequency division by alternating between  $A$  and  $(A+1)$  LEDC\_CLK $x$  clock pulses per ref\_pulse $x$  clock pulse. In this way, the average frequency of ref\_pulse $x$  clock pulse will be the desired frequency (i.e. the non-integer divided frequency). For every 256 ref\_pulse $x$  clock pulses:

- A number of  $B$  ref\_pulse $x$  clock pulses are generated every  $(A+1)$  LEDC\_CLK $x$  clock pulses
- A number of  $(256-B)$  ref\_pulse $x$  clock pulses are generated every  $A$  LEDC\_CLK $x$  clock pulses
- The ref\_pulse $x$  clock pulses generated every  $(A+1)$  pulses are evenly distributed amongst those generated every  $A$  pulses

Figure 33-3 illustrates the relation between LEDC\_CLK $x$  clock pulses and ref\_pulse $x$  clock pulses when LEDC\_CLK\_DIV is a non-integer value.



**Figure 33-3. Frequency Division When LEDC\_CLK\_DIV is a Non-Integer Value**

To change the timer's clock divisor at runtime, first configure the LEDC\_CLK\_DIV\_TIMER $x$  field, and then set the LEDC\_TIMER $x$ \_PARA\_UP field to apply the new configuration. This will cause the newly configured values to

take effect upon the next overflow of the counter. The `LEDC_TIMERx_PARA_UP` field will be automatically cleared by hardware.

### 33.3.2.3 20-Bit Counter

Each timer contains a 20-bit timebase counter that uses `ref_pulsex` as its reference clock (see Figure 33-2). The `LEDC_TIMERx_DUTY_RES` field configures the overflow value of this 20-bit counter. Hence, the maximum resolution of the PWM signal is 20 bits. The counter counts up to  $2^{\text{LEDC\_TIMERx\_DUTY\_RES}} - 1$ , overflows and begins counting from 0 again. The counter's value can be read, reset, and suspended by software. Figure 33-4 shows the relationship between the counter and PWM resolution.




Figure 33-4. Relationship Between Counter And Resolution

Every time the counter overflows, it can trigger the `LEDC_TIMERx_OVF_INT` interrupt (generated automatically by hardware without configuration). It can also be configured to trigger `LEDC_OVF_CNT_CHn_INT` interrupt after overflowing `LEDC_OVF_NUM_CHn + 1` times. To configure `LEDC_OVF_CNT_CHn_INT` interrupt, please:

1. Configure `LEDC_TIMER_SEL_CHn` to select the timer for the PWM generator
2. Enable the overflow counter by setting `LEDC_OVF_CNT_EN_CHn`
3. Configure `LEDC_OVF_NUM_CHn` with the number of counter overflows (that triggers an interrupt) minus 1
4. Enable the overflow interrupt by setting `LEDC_OVF_CNT_CHn_INT_ENA`
5. Set `LEDC_TIMERx_DUTY_RES` to enable the timer and wait for a `LEDC_OVF_CNT_CHn_INT` interrupt

To change the overflow value at runtime, first set the `LEDC_TIMERx_DUTY_RES` field, and then set the `LEDC_TIMERx_PARA_UP` field. This will cause the newly configured values to take effect upon the next overflow of the counter. If `LEDC_OVF_CNT_EN_CHn` field is reconfigured, `LEDC_PARA_UP_CHn` should be set to apply the new configuration. In summary, these configuration values need to be updated by setting `LEDC_TIMERx_PARA_UP` or `LEDC_PARA_UP_CHn`. `LEDC_TIMERx_PARA_UP` and `LEDC_PARA_UP_CHn` will be automatically cleared by hardware.

Referring to Figure 33-2, the frequency of a PWM generator output signal (`sig_outn`) is dependent on the frequency of the timer's clock source `LEDC_CLKx`, the clock divisor `LEDC_CLK_DIV`, and the duty resolution (counter width) `LEDC_TIMERx_DUTY_RES`:

$$f_{\text{PWM}} = \frac{f_{\text{LEDC\_CLK}_x}}{\text{LEDC\_CLK\_DIV} \cdot 2^{\text{LEDC\_TIMER}_x\text{\_DUTY\_RES}}}$$

Based on the formula above, the desired duty resolution can be calculated as follows:

$$\text{LEDC\_TIMER}_x\text{\_DUTY\_RES} = \log_2 \left( \frac{f_{\text{LEDC\_CLK}_x}}{f_{\text{PWM}} \cdot \text{LEDC\_CLK\_DIV}} \right)$$

Table 33-1 lists the commonly-used frequencies and their corresponding resolutions.

**Table 33-1. Commonly-used Frequencies and Resolutions**

LEDC_CLK <sub>x</sub>	PWM Frequency	Highest Resolution (bit) <sup>1</sup>	Lowest Resolution (bit) <sup>2</sup>
PLL_F80M_CLK (80 MHz)	1 kHz	16	6
PLL_F80M_CLK (80 MHz)	5 kHz	13	3
PLL_F80M_CLK (80 MHz)	10 kHz	12	2
XTAL_CLK (40 MHz)	1 kHz	15	5
XTAL_CLK (40 MHz)	4 kHz	13	3
RC_FAST_CLK (20 MHz)	1 kHz	14	4
RC_FAST_CLK (20 MHz)	2 kHz	13	3

<sup>1</sup> The highest resolution is calculated when the clock divisor LEDC\_CLK\_DIV is 1. If the highest resolution calculated by the formula is higher than the counter's width 20 bits, then the highest resolution should be 20 bits.

<sup>2</sup> The lowest resolution is calculated when the clock divisor LEDC\_CLK\_DIV is  $1023 + \frac{255}{256}$ . If the lowest resolution calculated by the formula is lower than 0, then the lowest resolution should be 1.


### 33.3.3 PWM Generators

To generate a PWM signal, a PWM generator (PWM<sub>n</sub>) needs a timer (Timer<sub>x</sub>). Each PWM generator can be configured separately by setting LEDC\_TIMER\_SEL\_CH<sub>n</sub> to use one of four timers to generate the PWM output.

As shown in Figure 33-2, each PWM generator has a comparator and two multiplexers. A PWM generator compares the timer's 20-bit counter value (Timer<sub>x</sub>\_cnt) to two trigger values Hpoint<sub>n</sub> and Lpoint<sub>n</sub>. When the timer's counter value is equal to Hpoint<sub>n</sub> or Lpoint<sub>n</sub>, the PWM signal is high or low, respectively, as described below:

- If Timer<sub>x</sub>\_cnt == Hpoint<sub>n</sub>, sig\_out<sub>n</sub> is 1.
- If Timer<sub>x</sub>\_cnt == Lpoint<sub>n</sub>, sig\_out<sub>n</sub> is 0.

Figure 33-5 illustrates how Hpoint<sub>n</sub> and Lpoint<sub>n</sub> are used to generate a fixed duty cycle PWM output signal.



**Figure 33-5. LED PWM Output Signal Diagram**

For a particular PWM generator (PWM $n$ ), its Hpoint $n$  is sampled from the `LEDC_HPOINT_CH $n$`  field each time the selected timer's counter overflows. Likewise, Lpoint $n$  is also sampled on every counter overflow and is calculated from the sum of the `LEDC_DUTY_CH $n$ [24:4]` and `LEDC_HPOINT_CH $n$`  fields. By setting Hpoint $n$  and Lpoint $n$  via the `LEDC_HPOINT_CH $n$`  and `LEDC_DUTY_CH $n$ [24:4]` fields, the relative phase and duty cycle of the PWM output can be set.

The PWM output signal (sig\_out $n$ ) is enabled by setting `LEDC_SIG_OUT_EN_CH $n$` . When `LEDC_SIG_OUT_EN_CH $n$`  is cleared, PWM signal output is disabled, and the output signal (sig\_out $n$ ) will output a constant level specified by `LEDC_IDLE_LV_CH $n$` .

The bits `LEDC_DUTY_CH $n$ [3:0]` are used to dither the duty cycles of the PWM output signal (sig\_out $n$ ) by periodically altering the duty cycle of sig\_out $n$ . When `LEDC_DUTY_CH $n$ [3:0]` is not 0, then for every 16 cycles of sig\_out $n$ , `LEDC_DUTY_CH $n$ [3:0]` of those cycles will have PWM pulses that are one timer tick longer than the other (16- `LEDC_DUTY_CH $n$ [3:0]`) cycles. For instance, if `LEDC_DUTY_CH $n$ [24:4]` is set to 10 and `LEDC_DUTY_CH $n$ [3:0]` is set to 5, then 5 of 16 cycles will have a PWM pulse with a duty value of 11 and the rest of the 16 cycles will have a PWM pulse with a duty value of 10. The average duty cycle after 16 cycles is 10.3125.

If fields `LEDC_TIMER_SEL_CH $n$` , `LEDC_HPOINT_CH $n$` , `LEDC_DUTY_CH $n$ [24:4]`, and `LEDC_SIG_OUT_EN_CH $n$`  are reconfigured, `LEDC_PARA_UP_CH $n$`  must be set to apply the new configuration. This will cause the newly configured values to take effect upon the next overflow of the counter. `LEDC_PARA_UP_CH $n$`  field will be automatically cleared by hardware.

### 33.3.4 Duty Cycle Fading

The PWM generators can fade the duty cycle of a PWM output signal (i.e. gradually change the duty cycle from one value to another). Each PWM generator can have up to 16 duty cycle ranges, which can be independently configured in terms of fading direction (increase or decrease), fading amount, the number of fades, and fading frequency. If Duty Cycle Fading is enabled, every range's Lpoint $n$  value will change according to its fading configuration.

#### 33.3.4.1 Linear Duty Cycle Fading

Linear fading PWM signals can be generated by configuring the direction, fading amount, the number of fades, and fading frequency of the first duty cycle range.

Below are the programming procedures:

1. Configure the `LEDC_DUTY_CH $n$`  field with the initial value of Lpoint $n$ .
2. Set the `LEDC_DUTY_START_CH $n$`  field to enable Duty Cycle Fading. When this field is cleared, Duty Cycle Fading will be disabled.
3. Configure the direction via the `LEDC_CH $n$ _GAMMA_DUTY_INC` field of the `LEDC_CH $n$ _GAMMA_WR_REG` register. When this field is set or cleared, the Lpoint $n$  will increment or decrement in the current configured range.
4. Configure the number of times the counter overflows per an increase or decrease of Lpoint $n$  via the `LEDC_CH $n$ _GAMMA_DUTY_CYCLE` field of the `LEDC_CH $n$ _GAMMA_WR_REG` register. In other words, Lpoint $n$  will increase or decrease after the counter overflows for `LEDC_CH $n$ _GAMMA_DUTY_CYCLE` times.



5. Configure the amount by which `Lpoint $n$`  increase or decrease in the configured range via the `LEDC_CH $n$ _GAMMA_SCALE` field of the `LEDC_CH $n$ _GAMMA_WR_REG` register.
6. Configure the number of fades via the `LEDC_CH $n$ _GAMMA_DUTY_NUM` field of the `LEDC_CH $n$ _GAMMA_WR_REG` register.
7. Write the duty cycle range number (0 in this case) to the `LEDC_CH $n$ _GAMMA_WR_ADDR` field of the `LEDC_CH $n$ _GAMMA_WR_ADDR_REG` register. This range number (from 0 to 15) specifies to which range the configurations in Step 3, 4, 5, and 6 apply. For linear duty cycle fading only the first range needs to be configured, so configure `LEDC_CH $n$ _GAMMA_WR_ADDR` as 0.
8. Configure the number of ranges per each fading (1 in this case) via the `LEDC_CH $n$ _GAMMA_ENTRY_NUM` field of the `LEDC_CH $n$ _GAMMA_CONF_REG`. Once the specified number of ranges have been faded, Duty Cycle Fading stops and the PWM generator triggers the `LEDC_DUTY_CHNG_END_CH $n$ _INT` interrupt. For linear duty cycle fading there is only one duty cycle range (i.e. the first one), so configure `LEDC_CH $n$ _GAMMA_ENTRY_NUM` as 1.
9. Set the `LEDC_PARA_UP_CH $n$`  field to apply the above configurations. After this field is set, the configurations for Duty Cycle Fading will take effect upon the next overflow of the counter, and the PWM generator will output a linear fading PWM signal following configurations. `LEDC_PARA_UP_CH $n$`  field will be automatically cleared by hardware.

After the above procedures, the PWM generator can fade the duty cycle of a PWM signal once per `LEDC_CH $n$ _GAMMA_DUTY_CYCLE` times of counter overflows. Every time when the PWM signal is faded, `Lpoint $n$`  increases or decreases (configured by `LEDC_CH $n$ _GAMMA_DUTY_INC`) by `LEDC_CH $n$ _GAMMA_SCALE`, and the duty cycle increases or decreases (configured by `LEDC_CH $n$ _GAMMA_DUTY_INC`) by

$$\frac{\text{LEDC\_CH}_n\text{\_GAMMA\_SCALE}}{\text{LEDC\_TIMER}_x\text{\_DUTY\_RES}}$$

The duty cycle is faded for `LEDC_CH $n$ _GAMMA_DUTY_NUM` times. After that, the PWM generator stops fading and keeps outputting signals at this duty cycle. Upon each fading the duty cycle increases or decreases by the same amount, and therefore the PWM signal is a linear fading signal.

Figure 33-6 shows a linear fading PWM signal.

### 33.3.4.2 Gamma Curve Fading

Gamma curve fading PWM signals can be generated by configuring the fading direction, fading amount, the number of fades and fading frequency of multiple duty cycle fading ranges.

Below are the programming procedures:

1. The same as Step 1 in Section 33.3.4.1.
2. The same as Step 2 in Section 33.3.4.1.
3. Configure multiple duty cycle ranges:
  - (a) Configure the `LEDC_CH $n$ _GAMMA_DUTY_INC` field of the `LEDC_CH $n$ _GAMMA_WR_REG` register for the currently configured range.
  - (b) Configure the `LEDC_CH $n$ _GAMMA_DUTY_CYCLE` field of the `LEDC_CH $n$ _GAMMA_WR_REG` register for the currently configured range.




Figure 33-6. Output Signal of Linear Duty Cycle Fading

- (c) Configure the `LEDC_CH $n$ _GAMMA_SCALE` field of the `LEDC_CH $n$ _GAMMA_WR_REG` register for the currently configured range.
  - (d) Configure the `LEDC_CH $n$ _GAMMA_DUTY_NUM` field of the `LEDC_CH $n$ _GAMMA_WR_REG` register for the currently configured range.
  - (e) Write the duty cycle range number (from 0 to 15) to the `LEDC_CH $n$ _GAMMA_WR_ADDR` field of the `LEDC_CH $n$ _GAMMA_WR_ADDR_REG` register. This range number specifies to which range the above configurations apply. It must start from 0 and increase by 1 for the next range to be configured.
  - (f) Once the above procedures are finished, the configuration for one range is complete. Other ranges are configured by repeating the same set of procedures. You can configure any number of ranges from 0 to 16, and each can be configured independently.
4. After all required ranges are configured, write the total number of ranges configured in Step 3 to the `LEDC_CH $n$ _GAMMA_ENTRY_NUM` field of the `LEDC_CH $n$ _GAMMA_CONF_REG` register.
  5. Set the `LEDC_PARA_UP_CH $n$`  field to apply the above configuration. After this field is set, the configurations for duty cycle fading will take effect upon the next overflow of the counter, and the PWM generator will output a gamma curve fading PWM signal following the configurations. `LEDC_PARA_UP_CH $n$`  field will be automatically cleared by hardware.

After the above procedures, the PWM generator can generate a PWM signal with `LEDC_CH $n$ _GAMMA_ENTRY_NUM` ranges. The duty cycle of the PWM signal fades according to the configurations of range 0 first, and then range 1, till range (`LEDC_CH $n$ _GAMMA_ENTRY_NUM` - 1) (the last range) where Duty Cycle Fading ends. The PWM signal fades independently in each range. In range `LEDC_CH $n$ _GAMMA_WR_ADDR`, every time when the counter overflows for `LEDC_CH $n$ _GAMMA_DUTY_CYCLE` times, `Lpoint $n$`  increases or decreases (configured by `LEDC_CH $n$ _GAMMA_DUTY_INC`) by `LEDC_CH $n$ _GAMMA_SCALE`, and accordingly the duty cycle increases or decreases (configured by `LEDC_CH $n$ _GAMMA_DUTY_INC`) by

$$\frac{\text{LEDC\_CH}_n\text{\_GAMMA\_SCALE}}{\text{LEDC\_TIMER}_x\text{\_DUTY\_RES}}$$

After the duty cycle fades for `LEDC_CHn_GAMMA_DUTY_NUM` times in a range, Duty Cycle Fading in this range finishes.

When Duty Cycle Fading finishes in all ranges (the number of ranges is specified by `LEDC_CHn_GAMMA_ENTRY_NUM`), the PWM signal stops fading and keeps the duty cycle of the last fade.

Given that the duty cycle fades differently and linearly in each range, several linear fading ranges would be fitted to a gamma curve.

Figure 33-7 illustrates a gamma curve fading PWM signal.




Figure 33-7. Output Signal of Gamma Curve Fading

### 33.3.4.3 Suspend and Resume Duty Cycle Fading

To suspend Duty Cycle Fading that has already been started, write 1 to the `LEDC_CHn_GAMMA_PAUSE` field of the `LEDC_CHn_GAMMA_CONF_REG` register. Once `LEDC_CHn_GAMMA_PAUSE` is set to 1, the PWM signal keeps the duty cycle of the most recent fade.

To resume Duty Cycle Fading, write 1 to the `LEDC_CHn_GAMMA_RESUME` field of the `LEDC_CHn_GAMMA_CONF_REG` register. Once `LEDC_CHn_GAMMA_RESUME` is set to 1, the PWM signal resumes fading from the range where the suspension occurs, until fading in the last range finishes. The fading will continue from the state when it was paused until all the ranges complete duty cycle fading (when `LEDC_CHn_GAMMA_RESUME` is set to 1, `LEDC_CHn_GAMMA_PAUSE` is cleared automatically by hardware).

### 33.3.5 ETM Related Events and Tasks

Event Task Matrix (ETM) related events and tasks are two sets of hardware wires between LEDC and ETM. Events are generated by LEDC and sent to ETM, whereas tasks are generated by ETM and sent to LEDC. Both event and task are single-cycle pulses. The events generated by LEDC can be used to trigger the tasks of LEDC itself or other peripherals without the CPU's intervention.

ETM-related events and tasks are enabled by configuring corresponding fields of [LEDC\\_EVT\\_TASK\\_EN0\\_REG](#), [LEDC\\_EVT\\_TASK\\_EN1\\_REG](#) and [LEDC\\_EVT\\_TASK\\_EN2\\_REG](#) registers. For the correspondence between events, tasks, and fields, Please refer to Section 33.5).

### 33.3.5.1 ETM Related Events

LEDC can generate various events, and send them to ETM. The ETM peripheral can also receive a wide range of events and map them to different tasks, which trigger corresponding operations by peripherals. For more information about ETM, please refer to Chapter 10 *Event Task Matrix (ETM)*.

LEDC can generate the following events related to ETM:

- [LEDC\\_EVT\\_DUTY\\_CHNG\\_END\\_CH \$n\$](#)  event: Generated when the [LEDC\\_EVT\\_DUTY\\_CHNG\\_END\\_CH \$n\$ \\_EN](#) field is enabled, and PWM $n$  has finished Duty Cycle Fading.
- [LEDC\\_EVT\\_OVF\\_CNT\\_PLS\\_CH \$n\$](#)  event: Generated when the [LEDC\\_EVT\\_OVF\\_CNT\\_PLS\\_CH \$n\$ \\_EN](#) field is enabled and when PWM $n$  timer's counter overflows for [LEDC\\_OVF\\_NUM\\_CH \$n\$](#)  + 1 times.
- [LEDC\\_EVT\\_TIME\\_OVF\\_TIMER \$x\$](#)  event: Generated when the [LEDC\\_EVT\\_TIME\\_OVF\\_TIMER \$x\$ \\_EN](#) field is enabled and Timer $x$ 's counter overflows.
- [LEDC\\_EVT\\_TIMER \$x\$ \\_CMP](#) event: Generated when the [LEDC\\_EVT\\_TIMER \$x\$ \\_CMP\\_EN](#) field is enabled and the value of Timer $x$ 's counter reaches that of the [LEDC\\_TIMER \$x\$ \\_CMP](#) field of register [LEDC\\_TIMER \$x\$ \\_CMP\\_REG](#).

### 33.3.5.2 ETM Related Tasks

LEDC can receive various tasks sent from ETM. When receiving a specific task (mapped from the event specified by configuring ETM), LEDC performs the corresponding operation specified by the task. For more information about ETM, please refer to Chapter 10 *Event Task Matrix (ETM)*.

LEDC can receive the following tasks related to ETM:

- [LEDC\\_TASK\\_DUTY\\_SCALE\\_UPDATE\\_CH \$n\$](#)  task: If the [LEDC\\_TASK\\_DUTY\\_SCALE\\_UPDATE\\_CH \$n\$ \\_EN](#) field is enabled, upon receiving the [LEDC\\_TASK\\_DUTY\\_SCALE\\_UPDATE\\_CH \$n\$](#)  task, PWM $n$  generates fading PWM signals according to the newly configured [LEDC\\_CH \$n\$ \\_GAMMA\\_SCALE](#) field.
- [LEDC\\_TASK\\_TIMER \$x\$ \\_RES\\_UPDATE](#) task: If the [LEDC\\_TASK\\_TIMER \$x\$ \\_RES\\_UPDATE\\_EN](#) field is enabled, upon receiving the [LEDC\\_TASK\\_TIMER \$x\$ \\_RES\\_UPDATE](#) task, Timer $x$  updates its counter's overflow value to the value configured in the [LEDC\\_TIMER \$x\$ \\_DUTY\\_RES](#) field at the next overflow of the counter.
- [LEDC\\_TASK\\_TIMER \$x\$ \\_CAP](#) task: If the [LEDC\\_TASK\\_TIMER \$x\$ \\_CAP\\_EN](#) field is enabled, upon receiving the [LEDC\\_TASK\\_TIMER \$x\$ \\_CAP](#) task, Timer $x$  captures its counter's value, and stores the value into the [LEDC\\_TIMER \$x\$ \\_CNT\\_CAP](#) field of register [LEDC\\_TIMER \$x\$ \\_CNT\\_CAP\\_REG](#).
- [LEDC\\_TASK\\_SIG\\_OUT\\_DIS\\_CH \$n\$](#)  task: If the [LEDC\\_TASK\\_SIG\\_OUT\\_DIS\\_CH \$n\$ \\_EN](#) field is enabled, upon receiving the [LEDC\\_TASK\\_SIG\\_OUT\\_DIS\\_CH \$n\$](#)  task, PWM $n$ 's signal output is disabled, and the output signal ([sig\\_out \$n\$](#) ) outputs a constant level as specified by field [LEDC\\_IDLE\\_LV\\_CH \$n\$](#) , as shown in Figure 33-2.
- [LEDC\\_TASK\\_OVF\\_CNT\\_RST\\_CH \$n\$](#)  task: If the [LEDC\\_TASK\\_OVF\\_CNT\\_RST\\_CH \$n\$ \\_EN](#) field is enabled, upon receiving the [LEDC\\_TASK\\_OVF\\_CNT\\_RST\\_CH \$n\$](#)  task, PWM $n$  timer's overflow counter is reset to 0.

- LEDC\_TASK\_TIMER $x$ \_RST task: If the [LEDC\\_TASK\\_TIMER \$x\$ \\_RST\\_EN](#) field is enabled, upon receiving the LEDC\_TASK\_TIMER $x$ \_RST task, Timer $x$ 's counter is reset to 0.
- LEDC\_TASK\_TIMER $x$ \_RESUME and LEDC\_TASK\_TIMER $x$ \_PAUSE task: If the [LEDC\\_TASK\\_TIMER \$x\$ \\_PAUSE\\_RESUME\\_EN](#) field is enabled, upon receiving the LEDC\_TASK\_TIMER $x$ \_RESUME and LEDC\_TASK\_TIMER $x$ \_PAUSE task, Timer $x$  is suspended and resumed alternately. That is, when the task is received, Timer $x$  is paused; and when the task is received again, Timer $x$  is resumed.
- LEDC\_TASK\_GAMMA\_RESTART\_CH $n$  task: If the [LEDC\\_TASK\\_GAMMA\\_RESTART\\_CH \$n\$ \\_EN](#) field is enabled, upon receiving the LEDC\_TASK\_GAMMA\_RESTART\_CH $n$  task, the PWM $n$  restarts to generate the fading PWM signal.
- LEDC\_TASK\_GAMMA\_PAUSE\_CH $n$  task: If the [LEDC\\_TASK\\_GAMMA\\_PAUSE\\_CH \$n\$ \\_EN](#) field is enabled, upon receiving the LEDC\_TASK\_GAMMA\_PAUSE\_CH $n$  task, PWM $n$  suspends Duty Cycle Fading at the next timer overflow. That is, after the task has been received, PWM $n$  keeps the duty cycle of the last fade.
- LEDC\_TASK\_GAMMA\_RESUME\_CH $n$  task: If the [LEDC\\_TASK\\_GAMMA\\_RESUME\\_CH \$n\$ \\_EN](#) field is enabled, upon receiving the LEDC\_TASK\_GAMMA\_RESUME\_CH $n$  task, PWM $n$  resumes Duty Cycle Fading at the next counter overflow. That is, after the task has been received, PWM $n$  resumes fading from the range where the suspension occurs.

### 33.3.6 Interrupts

- LEDC\_OVF\_CNT\_CH $n$ \_INT: Triggered when the timer counter overflows for [LEDC\\_OVF\\_NUM\\_CH \$n\$](#)  + 1 times and the register [LEDC\\_OVF\\_CNT\\_EN\\_CH \$n\$](#)  is set to 1. To trigger this interrupt, the field [LEDC\\_OVF\\_CNT\\_CH \$n\$ \\_INT\\_ENA](#) of register [LEDC\\_INT\\_ENA\\_REG](#) should be set.
- LEDC\_DUTY\_CHNG\_END\_CH $n$ \_INT: Triggered when a fade on an LED PWM generator has finished. To trigger this interrupt, the field [LEDC\\_DUTY\\_CHNG\\_END\\_CH \$n\$ \\_INT\\_ENA](#) of register [LEDC\\_INT\\_ENA\\_REG](#) should be set.
- LEDC\_TIMER $x$ \_OVF\_INT: Triggered when an LED PWM timer has reached its maximum counter value. To trigger this interrupt, the field [LEDC\\_TIMER \$x\$ \\_OVF\\_INT\\_ENA](#) of register [LEDC\\_INT\\_ENA\\_REG](#) should be set.

## 33.4 Register Summary

The addresses in this section are relative to the LED PWM Controller base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Configuration Register</b>			
LEDC_CH0_CONF0_REG	Configuration register 0 for channel 0	0x0000	varies
LEDC_CH0_CONF1_REG	Configuration register 1 for channel 0	0x000C	R/W/SC
LEDC_CH1_CONF0_REG	Configuration register 0 for channel 1	0x0014	varies
LEDC_CH1_CONF1_REG	Configuration register 1 for channel 1	0x0020	R/W/SC
LEDC_CH2_CONF0_REG	Configuration register 0 for channel 2	0x0028	varies
LEDC_CH2_CONF1_REG	Configuration register 1 for channel 2	0x0034	R/W/SC
LEDC_CH3_CONF0_REG	Configuration register 0 for channel 3	0x003C	varies
LEDC_CH3_CONF1_REG	Configuration register 1 for channel 3	0x0048	R/W/SC
LEDC_CH4_CONF0_REG	Configuration register 0 for channel 4	0x0050	varies
LEDC_CH4_CONF1_REG	Configuration register 1 for channel 4	0x005C	R/W/SC
LEDC_CH5_CONF0_REG	Configuration register 0 for channel 5	0x0064	varies
LEDC_CH5_CONF1_REG	Configuration register 1 for channel 5	0x0070	R/W/SC
LEDC_EVT_TASK_EN0_REG	LEDC event task enable register 0	0x01A0	R/W
LEDC_EVT_TASK_EN1_REG	LEDC event task enable register 1	0x01A4	R/W
LEDC_EVT_TASK_EN2_REG	LEDC event task enable register 2	0x01A8	R/W
LEDC_TIMER0_CMP_REG	LEDC timer 0 value comparison register	0x01B0	R/W
LEDC_TIMER1_CMP_REG	LEDC timer 1 value comparison register	0x01B4	R/W
LEDC_TIMER2_CMP_REG	LEDC timer 2 value comparison register	0x01B8	R/W
LEDC_TIMER3_CMP_REG	LEDC timer 3 value comparison register	0x01BC	R/W
LEDC_TIMER0_CNT_CAP_REG	LEDC timer 0 counter value capture register	0x01C0	RO
LEDC_TIMER1_CNT_CAP_REG	LEDC timer 1 counter value capture register	0x01C4	RO
LEDC_TIMER2_CNT_CAP_REG	LEDC timer 2 counter value capture register	0x01C8	RO
LEDC_TIMER3_CNT_CAP_REG	LEDC timer 3 counter value capture register	0x01CC	RO
LEDC_CONF_REG	Global LEDC configuration register	0x01F0	R/W
<b>Hpoint Register</b>			
LEDC_CH0_HPOINT_REG	High point register for channel 0	0x0004	R/W
LEDC_CH1_HPOINT_REG	High point register for channel 1	0x0018	R/W
LEDC_CH2_HPOINT_REG	High point register for channel 2	0x002C	R/W
LEDC_CH3_HPOINT_REG	High point register for channel 3	0x0040	R/W
LEDC_CH4_HPOINT_REG	High point register for channel 4	0x0054	R/W
LEDC_CH5_HPOINT_REG	High point register for channel 5	0x0068	R/W
<b>Duty Cycle Register</b>			
LEDC_CH0_DUTY_REG	Initial duty cycle for channel 0	0x0008	R/W
LEDC_CH0_DUTY_R_REG	Current duty cycle for channel 0	0x0010	RO
LEDC_CH1_DUTY_REG	Initial duty cycle for channel 1	0x001C	R/W
LEDC_CH1_DUTY_R_REG	Current duty cycle for channel 1	0x0024	RO
LEDC_CH2_DUTY_REG	Initial duty cycle for channel 2	0x0030	R/W

Name	Description	Address	Access
<a href="#">LEDC_CH2_DUTY_R_REG</a>	Current duty cycle for channel 2	0x0038	RO
<a href="#">LEDC_CH3_DUTY_REG</a>	Initial duty cycle for channel 3	0x0044	R/W
<a href="#">LEDC_CH3_DUTY_R_REG</a>	Current duty cycle for channel 3	0x004C	RO
<a href="#">LEDC_CH4_DUTY_REG</a>	Initial duty cycle for channel 4	0x0058	R/W
<a href="#">LEDC_CH4_DUTY_R_REG</a>	Current duty cycle for channel 4	0x0060	RO
<a href="#">LEDC_CH5_DUTY_REG</a>	Initial duty cycle for channel 5	0x006C	R/W
<a href="#">LEDC_CH5_DUTY_R_REG</a>	Current duty cycle for channel 5	0x0074	RO
<b>Timer Register</b>			
<a href="#">LEDC_TIMER0_CONF_REG</a>	Timer 0 configuration	0x00A0	varies
<a href="#">LEDC_TIMER0_VALUE_REG</a>	Timer 0 current counter value	0x00A4	RO
<a href="#">LEDC_TIMER1_CONF_REG</a>	Timer 1 configuration	0x00A8	varies
<a href="#">LEDC_TIMER1_VALUE_REG</a>	Timer 1 current counter value	0x00AC	RO
<a href="#">LEDC_TIMER2_CONF_REG</a>	Timer 2 configuration	0x00B0	varies
<a href="#">LEDC_TIMER2_VALUE_REG</a>	Timer 2 current counter value	0x00B4	RO
<a href="#">LEDC_TIMER3_CONF_REG</a>	Timer 3 configuration	0x00B8	varies
<a href="#">LEDC_TIMER3_VALUE_REG</a>	Timer 3 current counter value	0x00BC	RO
<b>Interrupt Register</b>			
<a href="#">LEDC_INT_RAW_REG</a>	Raw interrupt status	0x00C0	R/WTC/SS
<a href="#">LEDC_INT_ST_REG</a>	Masked interrupt status	0x00C4	RO
<a href="#">LEDC_INT_ENA_REG</a>	Interrupt enable bits	0x00C8	R/W
<a href="#">LEDC_INT_CLR_REG</a>	Interrupt clear bits	0x00CC	WT
<b>Gamma RAM Register</b>			
<a href="#">LEDC_CH0_GAMMA_WR_REG</a>	LEDC channel 0 gamma RAM write register	0x0100	R/W
<a href="#">LEDC_CH0_GAMMA_WR_ADDR_REG</a>	LEDC channel 0 gamma RAM write address register	0x0104	R/W
<a href="#">LEDC_CH0_GAMMA_RD_ADDR_REG</a>	LEDC channel 0 gamma RAM read address register	0x0108	R/W
<a href="#">LEDC_CH0_GAMMA_RD_DATA_REG</a>	LEDC channel 0 gamma RAM read data register	0x010C	RO
<a href="#">LEDC_CH1_GAMMA_WR_REG</a>	LEDC channel 1 gamma RAM write register	0x0110	R/W
<a href="#">LEDC_CH1_GAMMA_WR_ADDR_REG</a>	LEDC channel 1 gamma RAM write address register	0x0114	R/W
<a href="#">LEDC_CH1_GAMMA_RD_ADDR_REG</a>	LEDC channel 1 gamma RAM read address register	0x0118	R/W
<a href="#">LEDC_CH1_GAMMA_RD_DATA_REG</a>	LEDC channel 1 gamma RAM read data register	0x011C	RO
<a href="#">LEDC_CH2_GAMMA_WR_REG</a>	LEDC channel 2 gamma RAM write register	0x0120	R/W
<a href="#">LEDC_CH2_GAMMA_WR_ADDR_REG</a>	LEDC channel 2 gamma RAM write address register	0x0124	R/W
<a href="#">LEDC_CH2_GAMMA_RD_ADDR_REG</a>	LEDC channel 2 gamma RAM read address register	0x0128	R/W
<a href="#">LEDC_CH2_GAMMA_RD_DATA_REG</a>	LEDC channel 2 gamma RAM read data register	0x012C	RO
<a href="#">LEDC_CH3_GAMMA_WR_REG</a>	LEDC channel 3 gamma RAM write register	0x0130	R/W

Name	Description	Address	Access
<a href="#">LEDC_CH3_GAMMA_WR_ADDR_REG</a>	LEDC channel 3 gamma RAM write address register	0x0134	R/W
<a href="#">LEDC_CH3_GAMMA_RD_ADDR_REG</a>	LEDC channel 3 gamma RAM read address register	0x0138	R/W
<a href="#">LEDC_CH3_GAMMA_RD_DATA_REG</a>	LEDC channel 3 gamma RAM read data register	0x013C	RO
<a href="#">LEDC_CH4_GAMMA_WR_REG</a>	LEDC channel 4 gamma RAM write register	0x0140	R/W
<a href="#">LEDC_CH4_GAMMA_WR_ADDR_REG</a>	LEDC channel 4 gamma RAM write address register	0x0144	R/W
<a href="#">LEDC_CH4_GAMMA_RD_ADDR_REG</a>	LEDC channel 4 gamma RAM read address register	0x0148	R/W
<a href="#">LEDC_CH4_GAMMA_RD_DATA_REG</a>	LEDC channel 4 gamma RAM read data register	0x014C	RO
<a href="#">LEDC_CH5_GAMMA_WR_REG</a>	LEDC channel 5 gamma RAM write register	0x0150	R/W
<a href="#">LEDC_CH5_GAMMA_WR_ADDR_REG</a>	LEDC channel 5 gamma RAM write address register	0x0154	R/W
<a href="#">LEDC_CH5_GAMMA_RD_ADDR_REG</a>	LEDC channel 5 gamma RAM read address register	0x0158	R/W
<a href="#">LEDC_CH5_GAMMA_RD_DATA_REG</a>	LEDC channel 5 gamma RAM read data register	0x015C	RO
<b>Gamma Configuration Register</b>			
<a href="#">LEDC_CH0_GAMMA_CONF_REG</a>	LEDC channel 0 gamma configuration register	0x0180	varies
<a href="#">LEDC_CH1_GAMMA_CONF_REG</a>	LEDC channel 1 gamma configuration register	0x0184	varies
<a href="#">LEDC_CH2_GAMMA_CONF_REG</a>	LEDC channel 2 gamma configuration register	0x0188	varies
<a href="#">LEDC_CH3_GAMMA_CONF_REG</a>	LEDC channel 3 gamma configuration register	0x018C	varies
<a href="#">LEDC_CH4_GAMMA_CONF_REG</a>	LEDC channel 4 gamma configuration register	0x0190	varies
<a href="#">LEDC_CH5_GAMMA_CONF_REG</a>	LEDC channel 5 gamma configuration register	0x0194	varies
<b>Version Register</b>			
<a href="#">LEDC_DATE_REG</a>	Version control register	0x01FC	R/W



## 33.5 Registers

The addresses in this section are relative to LED PWM Controller base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 33.1. LEDC\_CH $n$ \_CONF0\_REG ( $n$ : 0-5) (0x0000+0x14\* $n$ )**

(reserved)																	LEDC_OVF_CNT_RESET_CH0 LEDC_OVF_CNT_EN_CH0			LEDC_OVF_NUM_CH0			LEDC_PARA_UP_CH0 LEDC_IDLE_LV_CH0 LEDC_SIG_OUT_EN_CH0 LEDC_TIMER_SEL_CH0									
31																	17	16	15	14							5	4	3	2	1	0
0																	0	0	0			0	0	0	0	0	Reset					

**LEDC\_TIMER\_SEL\_CH $n$**  Configures the timer for channel  $n$ .

- 0: timer 0
  - 1: timer 1
  - 2: timer 2
  - 3: timer 3
- (R/W)

**LEDC\_SIG\_OUT\_EN\_CH $n$**  Configures whether or not to enable signal output on channel  $n$ .

- 0: Disable
  - 1: Enable
- (R/W)

**LEDC\_IDLE\_LV\_CH $n$**  Configures the output level when channel  $n$  is inactive (when LEDC\_SIG\_OUT\_EN\_CH $n$  is 0). (R/W)

**LEDC\_PARA\_UP\_CH $n$**  Configures whether or not to update LEDC\_HPOINT\_CH $n$ , LEDC\_DUTY\_START\_CH $n$ , LEDC\_SIG\_OUT\_EN\_CH $n$ , LEDC\_TIMER\_SEL\_CH $n$ , and LEDC\_OVF\_CNT\_EN\_CH $n$  fields for channel  $n$ .

- 0: Invalid. No effect
  - 1: Update
- (WT)

**LEDC\_OVF\_NUM\_CH $n$**  Configures the maximum overflow times minus 1.

The LEDC\_OVF\_CNT\_CH $n$ \_INT interrupt will be triggered when channel  $n$  overflows for LEDC\_OVF\_NUM\_CH $n$  + 1 times. (R/W)

**LEDC\_OVF\_CNT\_EN\_CH $n$**  Configures whether or not to enable the overflow counter of channel  $n$ .

- 0: Disable
  - 1: Enable
- (R/W)

Continued on the next page...





**Register 33.4. LEDC\_EVT\_TASK\_EN1\_REG (0x01A4)**

LEDC_TASK_TIMER3_PAUSE_RESUME_EN																														
LEDC_TASK_TIMER2_PAUSE_RESUME_EN																														
LEDC_TASK_TIMER1_PAUSE_RESUME_EN																														
LEDC_TASK_TIMER0_PAUSE_RESUME_EN																														
LEDC_TASK_TIMER3_RST_EN																														
LEDC_TASK_TIMER2_RST_EN																														
LEDC_TASK_TIMER1_RST_EN																														
LEDC_TASK_TIMER0_RST_EN																														
(reserved)																														
LEDC_TASK_OVF_CNT_RST_CH5_EN																														
LEDC_TASK_OVF_CNT_RST_CH4_EN																														
LEDC_TASK_OVF_CNT_RST_CH3_EN																														
LEDC_TASK_OVF_CNT_RST_CH2_EN																														
LEDC_TASK_OVF_CNT_RST_CH1_EN																														
LEDC_TASK_OVF_CNT_RST_CH0_EN																														
(reserved)																														
LEDC_TASK_SIG_OUT_DIS_CH5_EN																														
LEDC_TASK_SIG_OUT_DIS_CH4_EN																														
LEDC_TASK_SIG_OUT_DIS_CH3_EN																														
LEDC_TASK_SIG_OUT_DIS_CH2_EN																														
LEDC_TASK_TIMER3_CAP_EN																														
LEDC_TASK_TIMER2_CAP_EN																														
LEDC_TASK_TIMER1_CAP_EN																														
LEDC_TASK_TIMER0_CAP_EN																														
LEDC_TASK_TIMER3_RES_UPDATE_EN																														
LEDC_TASK_TIMER2_RES_UPDATE_EN																														
LEDC_TASK_TIMER1_RES_UPDATE_EN																														
LEDC_TASK_TIMER0_RES_UPDATE_EN																														

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset

**LEDC\_TASK\_TIMER $x$ \_RES\_UPDATE\_EN ( $x$ : 0-3)** Configures whether or not to enable the LEDC\_TASK\_TIMER $x$ \_RES\_UPDATE task.  
 0: Disable  
 1: Enable  
 (R/W)

**LEDC\_TASK\_TIMER $x$ \_CAP\_EN ( $x$ : 0-3)** Configures whether or not to enable the LEDC\_TASK\_TIMER $x$ \_CAP task.  
 0: Disable  
 1: Enable  
 (R/W)

**LEDC\_TASK\_SIG\_OUT\_DIS\_CH $n$ \_EN ( $n$ : 0-5)** Configures whether or not to enable the LEDC\_TASK\_SIG\_OUT\_DIS\_CH $n$  task.  
 0: Disable  
 1: Enable  
 (R/W)

**LEDC\_TASK\_OVF\_CNT\_RST\_CH $n$ \_EN ( $n$ : 0-5)** Configures whether or not to enable the LEDC\_TASK\_OVF\_CNT\_RST\_CH $n$  task.  
 0: Disable  
 1: Enable  
 (R/W)

**LEDC\_TASK\_TIMER $x$ \_RST\_EN ( $x$ : 0-3)** Configures whether or not to enable the LEDC\_TASK\_TIMER $x$ \_RST task.  
 0: Disable  
 1: Enable  
 (R/W)

**LEDC\_TASK\_TIMER $x$ \_PAUSE\_RESUME\_EN ( $x$ : 0-3)** Configures whether or not to enable the LEDC\_TASK\_TIMER $x$ \_RESUME and LEDC\_TASK\_TIMER $x$ \_PAUSE task.  
 0: Disable  
 1: Enable  
 (R/W)

**Register 33.5. LEDC\_EVT\_TASK\_EN2\_REG (0x01A8)**

(reserved)																						LEDC_TASK_GAMMA_RESUME_CH5_EN		LEDC_TASK_GAMMA_RESUME_CH4_EN		LEDC_TASK_GAMMA_RESUME_CH3_EN		LEDC_TASK_GAMMA_RESUME_CH2_EN		LEDC_TASK_GAMMA_RESUME_CH1_EN		LEDC_TASK_GAMMA_RESUME_CH0_EN		(reserved)		LEDC_TASK_GAMMA_PAUSE_CH5_EN		LEDC_TASK_GAMMA_PAUSE_CH4_EN		LEDC_TASK_GAMMA_PAUSE_CH3_EN		LEDC_TASK_GAMMA_PAUSE_CH2_EN		LEDC_TASK_GAMMA_PAUSE_CH1_EN		LEDC_TASK_GAMMA_PAUSE_CH0_EN		(reserved)		LEDC_TASK_GAMMA_RESTART_CH5_EN		LEDC_TASK_GAMMA_RESTART_CH4_EN		LEDC_TASK_GAMMA_RESTART_CH3_EN		LEDC_TASK_GAMMA_RESTART_CH2_EN		LEDC_TASK_GAMMA_RESTART_CH1_EN		LEDC_TASK_GAMMA_RESTART_CH0_EN				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																	
0																						0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset

**LEDC\_TASK\_GAMMA\_RESTART\_CH $n$ \_EN ( $n$ : 0-5)** Configures whether or not to enable the LEDC\_TASK\_GAMMA\_RESTART\_CH $n$  task.

- 0: Disable
  - 1: Enable
- (R/W)

**LEDC\_TASK\_GAMMA\_PAUSE\_CH $n$ \_EN ( $n$ : 0-5)** Configures whether or not to enable the LEDC\_TASK\_GAMMA\_PAUSE\_CH $n$  task.

- 0: Disable
  - 1: Enable
- (R/W)

**LEDC\_TASK\_GAMMA\_RESUME\_CH $n$ \_EN ( $n$ : 0-5)** Configures whether or not to enable the LEDC\_TASK\_GAMMA\_RESUME\_CH $n$  task.

- 0: Disable
  - 1: Enable
- (R/W)

**Register 33.6. LEDC\_TIMER $x$ \_CMP\_REG ( $x$ : 0-3) (0x01B0+0x4\* $x$ )**

(reserved)												LEDC_TIMER0_CMP																		
31	30	29	28	27	26	25	24	23	22	21	20	19	0																	
0												0x000																		

Reset

**LEDC\_TIMER $x$ \_CMP** Configures the comparison value for LEDC timer  $x$ . (R/W)

**Register 33.7. LEDC\_TIMER $x$ \_CNT\_CAP\_REG ( $x$ : 0-3) (0x01C0+0x4 $x$ )**

(reserved)										LEDC_TIMER0_CNT_CAP													
31											20	19											0
0 0 0 0 0 0 0 0 0 0										0x000										Reset			

**LEDC\_TIMER $x$ \_CNT\_CAP** Represents the captured LEDC timer  $x$  counter value. (RO)

**Register 33.8. LEDC\_CONF\_REG (0x01F0)**

(reserved)										LEDC_TIMER0_CNT_CAP																				
LEDC_CLK_EN										(reserved)										LEDC_TIMER0_CNT_CAP										
31											8	7	6	5	4	3	2	1	0	Reset										
0 0 0 0 0 0 0 0 0 0										0 0 0 0 0 0 0 0 0 0										0 0 0 0 0 0 0 0 0 0										Reset

**LEDC\_SCLK\_SEL** Configures the clock source for the four timers.

- 0: PLL\_F80M\_CLK
  - 1: RC\_FAST\_CLK
  - 2: XTAL\_CLK
  - 3: Invalid. No effect
- (R/W)

**LEDC\_GAMMA\_RAM\_CLK\_EN\_CH $n$  ( $n$ : 0-5)** Configures when to enable register clock.

- 0: Support clock only when application reads or writes gamma RAM.
  - 1: Force clock on for gamma RAM.
- (R/W)

**LEDC\_CLK\_EN** Configures when to enable register clock.

- 0: Support clock only when application writes registers.
  - 1: Force clock on for registers.
- (R/W)

**Register 33.9. LEDC\_CH $n$ \_HPOINT\_REG ( $n$ : 0-5) (0x0004+0x14\* $n$ )**

(reserved)										LEDC_HPOINT_CH0											
31										20	19										0
0 0 0 0 0 0 0 0 0 0										0x000										Reset	

**LEDC\_HPOINT\_CH $n$**  Configures the value of Hpoint. (R/W)

**Register 33.10. LEDC\_CH $n$ \_DUTY\_REG ( $n$ : 0-5) (0x0008+0x14\* $n$ )**

(reserved)								LEDC_DUTY_CH0																	
31								25	24																0
0 0 0 0 0 0 0 0								0x00000																Reset	

**LEDC\_DUTY\_CH $n$**  Configures the initial value of Lpoint. (R/W)

**Register 33.11. LEDC\_CH $n$ \_DUTY\_R\_REG ( $n$ : 0-5) (0x0010+0x14\* $n$ )**

(reserved)								LEDC_DUTY_CH0_R																	
31								25	24																0
0 0 0 0 0 0 0 0								0x00000																Reset	

**LEDC\_DUTY\_CH $n$ \_R** Represents the current duty cycle of the output signal on channel  $n$ . (RO)

**Register 33.12. LEDC\_TIMER $x$ \_CONF\_REG ( $x$ : 0-3) (0x00A0+0x8 $x$ )**

(reserved)					LEDC_TIMER0_PARA_UP (reserved)				LEDC_TIMER0_RST LEDC_TIMER0_PAUSE				LEDC_CLK_DIV_TIMER0								LEDC_TIMER0_DUTY_RES			
31	27	26	25	24	23	22									5	4	0							
0	0	0	0	0	0	0	0	1	0	0x000								0x0				Reset		

**LEDC\_TIMER $x$ \_DUTY\_RES** Configures the duty cycle resolution (the width of the counter in timer  $x$ ).  
(R/W)

**LEDC\_CLK\_DIV\_TIMER $x$**  Configures the divisor for the divider in timer  $x$ .  
The least significant eight bits represent the fractional part. The most significant ten bits represent the integer part. (R/W)

**LEDC\_TIMER $x$ \_PAUSE** Configures whether or not to suspend the counter in timer  $x$ .  
0: Not suspend  
1: Suspend  
(R/W)

**LEDC\_TIMER $x$ \_RST** Configures whether or not to reset timer  $x$  (the counter will show 0 after reset).  
0: Not reset  
1: Reset  
(R/W)

**LEDC\_TIMER $x$ \_PARA\_UP** Configures whether or not to update LEDC\_CLK\_DIV\_TIMER $x$  and LEDC\_TIMER $x$ \_DUTY\_RES.  
0: Invalid. No effect  
1: Update  
(WT)

**Register 33.13. LEDC\_TIMER $x$ \_VALUE\_REG ( $x$ : 0-3) (0x00A4+0x8 $x$ )**

(reserved)												LEDC_TIMER0_CNT																			
31												20	19	0																	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0																	0	Reset

**LEDC\_TIMER $x$ \_CNT** Represents the current counter value of timer  $x$ . (RO)



**Register 33.14. LEDC\_INT\_RAW\_REG (0x00C0)**

(reserved)																		LEDC_OVF_CNT_CH5_INT_RAW LEDC_OVF_CNT_CH4_INT_RAW LEDC_OVF_CNT_CH3_INT_RAW LEDC_OVF_CNT_CH2_INT_RAW LEDC_OVF_CNT_CH1_INT_RAW LEDC_OVF_CNT_CH0_INT_RAW (reserved) LEDC_DUTY_CHNG_END_CH5_INT_RAW LEDC_DUTY_CHNG_END_CH4_INT_RAW LEDC_DUTY_CHNG_END_CH3_INT_RAW LEDC_DUTY_CHNG_END_CH2_INT_RAW LEDC_DUTY_CHNG_END_CH1_INT_RAW LEDC_DUTY_CHNG_END_CH0_INT_RAW LEDC_TIMER3_OVF_INT_RAW LEDC_TIMER2_OVF_INT_RAW LEDC_TIMER1_OVF_INT_RAW LEDC_TIMER0_OVF_INT_RAW													
31	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0												
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0											

Reset

**LEDC\_TIMER $x$ \_OVF\_INT\_RAW** ( $x$ : 0-3) The raw interrupt status of LEDC\_TIMER $x$ \_OVF\_INT. (R/WTC/SS)

**LEDC\_DUTY\_CHNG\_END\_CH $n$ \_INT\_RAW** ( $n$ : 0-5) The raw interrupt status of LEDC\_DUTY\_CHNG\_END\_CH $n$ \_INT. (R/WTC/SS)

**LEDC\_OVF\_CNT\_CH $n$ \_INT\_RAW** ( $n$ : 0-5) The raw interrupt status of LEDC\_OVF\_CNT\_CH $n$ \_INT. (R/WTC/SS)

**Register 33.15. LEDC\_INT\_ST\_REG (0x00C4)**

(reserved)																		LEDC_OVF_CNT_CH5_INT_ST LEDC_OVF_CNT_CH4_INT_ST LEDC_OVF_CNT_CH3_INT_ST LEDC_OVF_CNT_CH2_INT_ST LEDC_OVF_CNT_CH1_INT_ST LEDC_OVF_CNT_CH0_INT_ST (reserved) LEDC_DUTY_CHNG_END_CH5_INT_ST LEDC_DUTY_CHNG_END_CH4_INT_ST LEDC_DUTY_CHNG_END_CH3_INT_ST LEDC_DUTY_CHNG_END_CH2_INT_ST LEDC_DUTY_CHNG_END_CH1_INT_ST LEDC_DUTY_CHNG_END_CH0_INT_ST LEDC_TIMER3_OVF_INT_ST LEDC_TIMER2_OVF_INT_ST LEDC_TIMER1_OVF_INT_ST LEDC_TIMER0_OVF_INT_ST													
31	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0												
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0											

Reset

**LEDC\_TIMER $x$ \_OVF\_INT\_ST** ( $x$ : 0-3) The masked interrupt status of LEDC\_TIMER $x$ \_OVF\_INT. Valid only when LEDC\_TIMER $x$ \_OVF\_INT\_ENA is 1. (RO)

**LEDC\_DUTY\_CHNG\_END\_CH $n$ \_INT\_ST** ( $n$ : 0-5) The masked interrupt status of LEDC\_DUTY\_CHNG\_END\_CH $n$ \_INT. Valid only when LEDC\_DUTY\_CHNG\_END\_CH $n$ \_INT\_ENA is 1. (RO)

**LEDC\_OVF\_CNT\_CH $n$ \_INT\_ST** ( $n$ : 0-5) The masked interrupt status of LEDC\_OVF\_CNT\_CH $n$ \_INT. Valid only when LEDC\_OVF\_CNT\_CH $n$ \_INT\_ENA is 1. (RO)

**Register 33.16. LEDC\_INT\_ENA\_REG (0x00C8)**

(reserved)																		LEDC_OVF_CNT_CH5_INT_ENA LEDC_OVF_CNT_CH4_INT_ENA LEDC_OVF_CNT_CH3_INT_ENA LEDC_OVF_CNT_CH2_INT_ENA LEDC_OVF_CNT_CH1_INT_ENA LEDC_OVF_CNT_CH0_INT_ENA (reserved) LEDC_DUTY_CHNG_END_CH5_INT_ENA LEDC_DUTY_CHNG_END_CH4_INT_ENA LEDC_DUTY_CHNG_END_CH3_INT_ENA LEDC_DUTY_CHNG_END_CH2_INT_ENA LEDC_DUTY_CHNG_END_CH1_INT_ENA LEDC_DUTY_CHNG_END_CH0_INT_ENA LEDC_TIMER3_OVF_INT_ENA LEDC_TIMER2_OVF_INT_ENA LEDC_TIMER1_OVF_INT_ENA LEDC_TIMER0_OVF_INT_ENA													
31	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0												
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0											

Reset

**LEDC\_TIMER<sub>x</sub>\_OVF\_INT\_ENA (x: 0-3)** Write 1 to enable LEDC\_TIMER<sub>x</sub>\_OVF\_INT. (R/W)

**LEDC\_DUTY\_CHNG\_END\_CH<sub>n</sub>\_INT\_ENA (n: 0-5)** Write 1 to enable LEDC\_DUTY\_CHNG\_END\_CH<sub>n</sub>\_INT. (R/W)

**LEDC\_OVF\_CNT\_CH<sub>n</sub>\_INT\_ENA (n: 0-5)** Write 1 to enable LEDC\_OVF\_CNT\_CH<sub>n</sub>\_INT. (R/W)

**Register 33.17. LEDC\_INT\_CLR\_REG (0x00CC)**

(reserved)																		LEDC_OVF_CNT_CH5_INT_CLR LEDC_OVF_CNT_CH4_INT_CLR LEDC_OVF_CNT_CH3_INT_CLR LEDC_OVF_CNT_CH2_INT_CLR LEDC_OVF_CNT_CH1_INT_CLR LEDC_OVF_CNT_CH0_INT_CLR (reserved) LEDC_DUTY_CHNG_END_CH5_INT_CLR LEDC_DUTY_CHNG_END_CH4_INT_CLR LEDC_DUTY_CHNG_END_CH3_INT_CLR LEDC_DUTY_CHNG_END_CH2_INT_CLR LEDC_DUTY_CHNG_END_CH1_INT_CLR LEDC_DUTY_CHNG_END_CH0_INT_CLR LEDC_TIMER3_OVF_INT_CLR LEDC_TIMER2_OVF_INT_CLR LEDC_TIMER1_OVF_INT_CLR LEDC_TIMER0_OVF_INT_CLR													
31	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0												
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0											

Reset

**LEDC\_TIMER<sub>x</sub>\_OVF\_INT\_CLR (x: 0-3)** Write 1 to clear LEDC\_TIMER<sub>x</sub>\_OVF\_INT. (WT)

**LEDC\_DUTY\_CHNG\_END\_CH<sub>n</sub>\_INT\_CLR (n: 0-5)** Write 1 to clear LEDC\_DUTY\_CHNG\_END\_CH<sub>n</sub>\_INT. (WT)

**LEDC\_OVF\_CNT\_CH<sub>n</sub>\_INT\_CLR (n: 0-5)** Write 1 to clear LEDC\_OVF\_CNT\_CH<sub>n</sub>\_INT. (WT)

**Register 33.18. LEDC\_CH $n$ \_GAMMA\_WR\_REG ( $n$ : 0-5) (0x0100+0x10\* $n$ )**

(reserved)		LEDC_CH0_GAMMA_DUTY_NUM				LEDC_CH0_GAMMA_SCALE				LEDC_CH0_GAMMA_DUTY_CYCLE				LEDC_CH0_GAMMA_DUTY_INC		
31	30	21	20	11	10	1	0									
0		0x0				0x0				0x0				0	0	Reset

**LEDC\_CH $n$ \_GAMMA\_DUTY\_INC** Configures the direction of duty cycle fading for PWM signals on channel  $n$ .

0: Decrease.

1: Increase

(R/W)

**LEDC\_CH $n$ \_GAMMA\_DUTY\_CYCLE** Configures the number of times the counter overflows per an duty cycle fade. (R/W)

**LEDC\_CH $n$ \_GAMMA\_SCALE** Configures the amount by which Lpoint $n$  increase or decrease each time. (R/W)


**LEDC\_CH $n$ \_GAMMA\_DUTY\_NUM** Configures the number of fades in a duty cycle range. (R/W)

**Register 33.19. LEDC\_CH $n$ \_GAMMA\_WR\_ADDR\_REG ( $n$ : 0-5) (0x0104+0x10\* $n$ )**

(reserved)																LEDC_CH0_GAMMA_WR_ADDR				
31															4	3	0			
0 0																0	0	0	0	Reset


**LEDC\_CH $n$ \_GAMMA\_WR\_ADDR** Configures LEDC channel  $n$  gamma RAM write address. (R/W)

**Register 33.20. LEDC\_CH $n$ \_GAMMA\_RD\_ADDR\_REG ( $n$ : 0-5) (0x0108+0x10\* $n$ )**



**LEDC\_CH $n$ \_GAMMA\_RD\_ADDR** Configures LEDC channel  $n$  gamma RAM read address. (R/W)

**Register 33.21. LEDC\_CH $n$ \_GAMMA\_RD\_DATA\_REG ( $n$ : 0-5) (0x010C+0x10\* $n$ )**



**LEDC\_CH $n$ \_GAMMA\_RD\_DATA** Represents data read from gamma RAM via LEDC channel  $n$ . (RO)

Register 33.22. LEDC\_CH $n$ \_GAMMA\_CONF\_REG ( $n$ : 0-5) (0x0180+0x4\* $n$ )

(reserved)																LEDC_CH0_GAMMA_RESUME		LEDC_CH0_GAMMA_PAUSE		LEDC_CH0_GAMMA_ENTRY_NUM		
31															7	6	5	4			0	
0																0	0	0x0				Reset

**LEDC\_CH $n$ \_GAMMA\_ENTRY\_NUM** Configures the number of duty cycle ranges. Maximum value is 16. (R/W)

**LEDC\_CH $n$ \_GAMMA\_PAUSE** Configures whether or not to pause duty cycle fading.

0: Invalid. No effect

1: Pause

(WT)

**LEDC\_CH $n$ \_GAMMA\_RESUME** Configures whether or not to resume duty cycle fading.

0: Invalid. No effect

1: Resume

(WT)

## Register 33.23. LEDC\_DATE\_REG (0x01FC)

(reserved)				LEDC_LEDC_DATE												
31	28	27													0	
0				0x2111150												Reset

**LEDC\_LEDC\_DATE** Version control register. (R/W)

## 34 Motor Control PWM (MCPWM)

### 34.1 Overview

The **M**otor **C**ontrol **P**ulse **W**idth **M**odulator (MCPWM) peripheral is intended for motor and power control. It provides six PWM outputs that can be set up to operate in several topologies. One common topology uses a pair of PWM outputs driving an H-bridge to control motor rotation speed and rotation direction.

The MCPWM can be divided into five main modules: PWM timers, PWM operators, Capture module, Event Task Matrix (ETM) module, and Fault Detection module. Each PWM timer provides timing references that can either run freely or be synced to other timers or external sources. Each PWM operator has all necessary control resources to generate waveform pairs for one PWM channel. The Capture module is used for systems that need to accurately time external events. The ETM module responds to tasks received by the MCPWM, generating corresponding events depending on the state of motion. The Fault Detection module is used to capture external faults, allowing the system to respond by choice.

ESP32-C6 has one MCPWM peripheral, which is MCPWM0.

### 34.2 Features

An MCPWM peripheral has one clock divider (prescaler), three PWM timers, three PWM operators, a Capture module, an ETM module, and a Fault Detection module. MCPWM's core clock can be selected from three clock sources: PLL\_F160M\_CLK, XTAL\_CLK, and RC\_FAST\_CLK (configured by PWM\_CLKM\_SEL field in PCR register). Figure 34-1 shows the submodules inside MCPWM and the signals on the interface. PWM timers are used for generating timing references. The PWM operators generate the desired waveform based on the timing references. Any PWM operator can be configured to use the timing references of any PWM timers. Different PWM operators can use the same PWM timer's timing reference to generate PWM signals, or different PWM timers' values to generate separate PWM signals. Different PWM timers can also be synchronized together.




Figure 34-1. MCPWM Module Overview

Below is an overview of the submodules' functionality in Figure 34-1:

- PWM Timers 0, 1, and 2:
  - Every PWM timer has a dedicated 8-bit clock prescaler.
  - The 16-bit counter in the PWM timer can work in count-up mode, count-down mode, or count-up-down mode.
  - A hardware sync or software sync can trigger a reload on the PWM timer with a phase register. It will also trigger the prescaler's restart, so that the timer's clock can also be synced. The source of the hard sync can come from any GPIO or any other PWM timer's sync\_out. The source of the soft sync comes from writing toggle value to the `MCPWM_TIMERx_SYNC_SW` bit.
- PWM Operators 0, 1, and 2:
  - Every PWM operator has two PWM outputs: PWMxA and PWMxB. They can work independently, in symmetric or asymmetric configurations.
  - The control of the PWM signal can be updated asynchronously.
  - Configurable dead time on rising and falling edges; each set up independently.
  - All events can trigger CPU interrupts.
  - Modulating of PWM output by high-frequency carrier signals, useful when gate drivers are insulated with a transformer.
  - Period, time stamps, and important control registers have shadow registers with flexible updating methods.
- Fault Detection Module:
  - Programmable fault handling in both cycle-by-cycle mode and one-shot mode.
  - A fault condition can force the PWM output to either high or low logic levels.
- Capture Module:
  - Clock of capture module is the same as MCPWM's core clock.
  - Speed measurement of rotating machinery (for example, toothed sprockets sensed with Hall sensors)
  - Measurement of elapsed time between position sensor pulses
  - Period and duty cycle measurement of pulse train signals
  - Decoding current or voltage amplitude derived from duty-cycle-encoded signals of current/voltage sensors
  - Three individual capture channels, each of which with a time-stamp register (32-bit)
  - Selection of edge polarity and prescaling of input capture signals
  - The capture timer can sync with a PWM timer or external signals.
  - Interrupt on each of the three capture channels
- ETM Module:
  - Generation of different events depending on the different running states of each timer and operator.

- Each timer and operator responds to its corresponding task and automatically performs the corresponding operation.
- Each event and task can be enabled independently. When an event is not enabled, the corresponding event will not be generated. When a task is not enabled, the corresponding task will not be responded to.



## 34.3 Modules

### 34.3.1 Overview

This section lists the configuration parameters of key modules. For information on adjusting a specific parameter, e.g. synchronization source of PWM timer, please refer to Section 34.3.2 for details.

#### 34.3.1.1 Prescaler Module



Figure 34-2. Prescaler Module

Configuration option:

- Scale the PWM\_CORE\_CLK.

#### 34.3.1.2 Timer Module




Figure 34-3. Timer Module

Configuration options:

- Configure the PWM timer frequency or period.
- Configure the working mode for the timer:
  - Count-Up Mode: for asymmetric PWM outputs
  - Count-Down Mode: for asymmetric PWM outputs
  - Count-Up-Down Mode: for symmetric PWM outputs
- Configure the reloading phase (including the value and the direction) used during software and hardware synchronization.
- Synchronize the PWM timers with each other. Either hardware or software synchronization may be used.
- Configure the source of the PWM timer's the synchronization input to one of the seven sources below:
  - The three PWM timer's synchronization outputs.
  - Three synchronization signals from the GPIO matrix: PWMn\_SYNC0\_IN, PWMn\_SYNC1\_IN, PWMn\_SYNC2\_IN.
  - No synchronization input signal selected

- Configure the source of the PWM timer’s synchronization output to one of the four sources below:
  - Synchronization input signal
  - Event generated when the value of the PWM timer is equal to zero
  - Event generated when the value of the PWM timer is equal to the period
  - Event generated when writing toggle value to `MCPWM_TIMERx_SYNC_SW` bit
- Configure the method of period updating.

### 34.3.1.3 Operator Module




Figure 34-4. Operator Module

The configuration parameters of the operator module are shown in Table 34-1.

Table 34-1. Configuration Parameters of the Operator Submodule

Submodule	Configuration Parameter or Option
PWM Generator	<ul style="list-style-type: none"> <li>• Configure the PWM duty cycle for PWMxA and/or PWMxB output.</li> <li>• Configure at which time the timing events occur.</li> <li>• Configure what action should be taken on timing events:                             <ul style="list-style-type: none"> <li>– Switch high or low of PWMxA and/or PWMxB outputs</li> <li>– Toggle PWMxA and/or PWMxB outputs</li> <li>– Take no action on outputs</li> </ul> </li> <li>• Use direct s/w control to force the state of PWM outputs</li> <li>• Add a dead time to raising edge and/or falling edge on PWM outputs.</li> <li>• Configure update method for this submodule.</li> </ul>

Submodule	Configuration Parameter or Option
Dead Time Generator	<ul style="list-style-type: none"> <li>• Control of complementary dead time relationship between upper and lower switches.</li> <li>• Specify the dead time on rising edge.</li> <li>• Specify the dead time on falling edge.</li> <li>• Bypass the dead time generator module. The PWM waveform will pass through without inserting dead time.</li> <li>• Allow PWM<sub>x</sub>B phase shifting with respect to the PWM<sub>x</sub>A output.</li> <li>• Configure updating method for this submodule.</li> </ul>
PWM Carrier	<ul style="list-style-type: none"> <li>• Enable carrier and set up carrier frequency.</li> <li>• Configure duration of the first pulse in the carrier waveform.</li> <li>• Configure the duty cycle of the following pulses.</li> <li>• Bypass the PWM carrier module. The PWM waveform will be passed through without modification.</li> </ul>
Fault Handler	<ul style="list-style-type: none"> <li>• Configure if and how the PWM module should react the fault event signals.</li> <li>• Specify the action taken when a fault event occurs:                             <ul style="list-style-type: none"> <li>– Force PWM<sub>x</sub>A and/or PWM<sub>x</sub>B high.</li> <li>– Force PWM<sub>x</sub>A and/or PWM<sub>x</sub>B low.</li> <li>– Configure PWM<sub>x</sub>A and/or PWM<sub>x</sub>B to ignore any fault event.</li> </ul> </li> <li>• Configure how often the PWM should react to fault events:                             <ul style="list-style-type: none"> <li>– One-shot</li> <li>– Cycle-by-cycle</li> </ul> </li> <li>• Generate interrupts.</li> <li>• Bypass the fault handler submodule entirely.</li> <li>• Configure an option for cycle-by-cycle actions clearing.</li> <li>• If desired, independently-configured actions can be taken when time-base counter is counting down or up.</li> </ul>

### 34.3.1.4 Fault Detection Module




Figure 34-5. Fault Detection Module

Configuration options:

- Enable fault event generation and configure the polarity of fault event generated for every fault signal.
- Generate fault event interrupts.

### 34.3.1.5 Capture Module




Figure 34-6. Capture Module

Configuration options:

- Select the edge polarity and prescale the capture input.
- Set up a software-triggered capture.
- Configure the capture timer's sync trigger and sync phase.
- Software syncs the capture timer.

### 34.3.1.6 ETM Module




Figure 34-7. ETM Module

Configuration options:

- Each event and task can be enabled independently. When an event is not enabled, the corresponding event will not be generated. When a task is not enabled, the corresponding task will not be responded to.

## 34.3.2 PWM Timer Module

MCPWM has three PWM timer modules. Any of them can determine the necessary event timing for any of the three PWM operator modules. By using the synchronization signals from the GPIO matrix, built-in synchronization logic allows multiple PWM timer modules in one or more MCPWM peripherals to work together as a system.

### 34.3.2.1 Configurations of the PWM Timer Module

Users can configure the following functions of the PWM timer module:

- Control how often events occur by specifying the PWM timer frequency or period.

- Configure a particular PWM timer to synchronize with other PWM timers or modules.
- Get a PWM timer in phase with other PWM timers or modules.
- Configure the following timer counting modes: count-up, count-down, count-up-down.
- Change the rate of the PWM timer clock (PT\_clk) with a prescaler. Each timer has its own prescaler configured with `MCPWM_TIMER $x$ _PRESCALE` of the register `MCPWM_TIMER0_CFG0_REG`. The PWM timer increments or decrements at a slower pace, depending on the setting of this field. The new `MCPWM_TIMER $x$ _PRESCALE` configuration value will take effect when the timer stops and starts counting again.

### 34.3.2.2 PWM Timer's Working Modes and Timing Event Generation

The PWM timer has three working modes, selected by the PWM $x$  timer mode field:

- Count-Up Mode:  
The PWM timer increments from zero until reaching the value configured in the period field. Once done, the PWM timer returns to zero and starts increasing again. PWM period = the value of the period field + 1.  
Note: The period field is `MCPWM_TIMER $x$ _PERIOD` ( $x = 0, 1, 2$ ), i.e., `MCPWM_TIMER0_PERIOD`, `MCPWM_TIMER1_PERIOD`, `MCPWM_TIMER2_PERIOD`.
- Count-Down Mode:  
The PWM timer decrements to zero, starting from the value configured in the period field. Once done, the PWM timer returns to the period value and starts decrementing again. In this case, the PWM period = the value of period field + 1.
- Count-Up-Down Mode:  
This is a combination of the two modes mentioned above. The PWM timer starts increasing from zero until the period value is reached. Then, the timer decreases back to zero. The PWM timer cycles incrementally and decrementally in this mode. The PWM period = the value of the period field  $\times$  2.

Figures 34-8 to 34-11 show PWM timer waveforms in different modes, including timer behavior during synchronization events. In Count-Up mode, the counting direction after synchronization is always counting up. In Count-Down mode, the counting direction after synchronization is always counting down. In Count-Up-Down Mode, the counting direction after synchronization can be chosen by setting the `MCPWM_TIMER $x$ _PHASE_DIRECTION`.




Figure 34-8. Count-Up Mode Waveform




Figure 34-9. Count-Down Mode Waveforms





Figure 34-10. Count-Up-Down Mode Waveforms, Count-Down at Synchronization Event



**Figure 34-11. Count-Up-Down Mode Waveforms, Count-Up at Synchronization Event**

When the PWM timer is running, it generates the following timing events periodically and automatically:

- UTEP: The timing event generated when the PWM timer's value is equal to the value of the period field (`MCPWM_TIMERx_PERIOD`) and when the PWM timer is increasing.
- UTEZ: The timing event generated when the PWM timer's value equals to zero and when the PWM timer is increasing.
- DTEP: The timing event generated when the PWM timer's value equals to the value of the period field (`MCPWM_TIMERx_PERIOD`) and when the PWM timer is decreasing.
- DTEZ: The timing event generated when the PWM timer's value equals to zero and when the PWM timer is decreasing.

Figures 34-12 to 34-14 show the timing waveforms of U/DTEP and U/DTEZ.




Figure 34-12. UTEP and UTEZ Generation in Count-Up Mode






Figure 34-13. DTEP and DTEZ Generation in Count-Down Mode




Figure 34-14. DTEP and UTEZ Generation in Count-Up-Down Mode

### 34.3.2.3 Shadow Register of PWM Timer

The PWM timer's period register and the PWM timer's clock prescaler register have shadow registers. The shadow registers can back up the values that are about to be written to the valid registers. It also supports to write the values saved into the active register at a specific moment of hardware synchronization. The functionality of both register types is as follows:

- Active Register: Directly responsible for controlling all actions performed by hardware.
- Shadow Register: Acts as a temporary buffer for a value to be written to the active register. At a specific, user-configured point in time, the value saved in the shadow register is copied to the active register. Before this happens, the content of the shadow register has no direct effect on the controlled hardware. This helps to prevent erroneous operation of the hardware, which may happen when a register is asynchronously modified by software. Both the shadow register and the active register have the same memory address. The software always writes into, or reads from the shadow register.

The moment of updating the clock prescaler's active register is at the time when the timer starts operating. When `MCPWM_GLOBAL_UP_EN` is set to 1, the moment of updating the period active register can be selected by the following ways:

- By configuring the update method register `MCPWM_TIMERx_PERIOD_UPMETHOD` to 0, the update will start immediately.
- By configuring the update method register `MCPWM_TIMERx_PERIOD_UPMETHOD` to 1, the update can start when the PWM timer is equal to zero.
- By configuring the update method register `MCPWM_TIMERx_PERIOD_UPMETHOD` to 2, the update can start when the PWM timer is synchronized.
- By configuring the update method register `MCPWM_TIMERx_PERIOD_UPMETHOD` to 3, the update can start when the PWM timer is equal to zero or is synchronized.
- Software can also trigger a globally forced update bit `MCPWM_GLOBAL_FORCE_UP` which will prompt all registers in the module to be updated according to shadow registers.

### 34.3.2.4 PWM Timer Synchronization and Phase Locking

The PWM modules adopt a flexible synchronization method. Each PWM timer has a synchronization input and a synchronization output. The synchronization input can be selected from three synchronization outputs and three synchronization signals from the GPIO matrix. The synchronization output can be generated from the synchronization input signal, when the PWM timer's value is equal to period or zero, or software synchronization. Thus, the PWM timers can be chained together with their phase locked. During synchronization, the PWM timer clock prescaler will reset its counter in order to synchronize the PWM timer clock.

### 34.3.3 PWM Operator Module

The PWM Operator module has the following functions:

- Generates a PWM signal pair, based on timing references obtained from the corresponding PWM timer.
- Each signal out of the PWM signal pair includes a specific pattern of dead time.
- Superimposes a carrier on the PWM signal, if configured to do so.

- Handles response under fault conditions.

Figure 34-15 shows the block diagram of a PWM operator.




Figure 34-15. Block Diagram of A PWM Operator

### 34.3.3.1 PWM Generator Module

#### Purpose of the PWM Generator Module

In this module, important timing events are generated or imported. The events are then converted into specific actions to generate the desired waveforms at the PWMxA and PWMxB outputs.

The PWM generator module performs the following actions:

- Generation of timing events based on time stamps configured using the A and B registers. Events happen when the following conditions are met:
  - UTEA: the PWM timer is counting up and its value is equal to register A.
  - UTEB: the PWM timer is counting up and its value is equal to register B.
  - DTEA: the PWM timer is counting down and its value is equal to register A.
  - DTEB: the PWM timer is counting down and its value is equal to register B.
- Generation of U/DT0, U/DT1 timing events based on fault or synchronization events.
  - UT0: the PWM timer is counting up and FAULT0 detected (field `MCPWM_GENx_TO_SEL` is set to 0) or FAULT1 detected (field `MCPWM_GENx_TO_SEL` is set to 1) or FAULT2 detected (field `MCPWM_GENx_TO_SEL` is set to 2) or synchronized (field `MCPWM_GENx_TO_SEL` is set to 3).
  - UT1: the PWM timer is counting up and FAULT0 detected (field `MCPWM_GENx_T1_SEL` is set to 0) or FAULT1 detected (field `MCPWM_GENx_T1_SEL` is set to 1) or FAULT2 detected (field `MCPWM_GENx_T1_SEL` is set to 2) or synchronized (field `MCPWM_GENx_T1_SEL` is set to 3).
  - DT0: the PWM timer is counting down and FAULT0 detected (field `MCPWM_GENx_TO_SEL` is set to 0) or FAULT1 detected (field `MCPWM_GENx_TO_SEL` is set to 1) or FAULT2 detected (field `MCPWM_GENx_TO_SEL` is set to 2) or synchronized (field `MCPWM_GENx_TO_SEL` is set to 3).
  - DT1: the PWM timer is counting down and FAULT0 detected (field `MCPWM_GENx_T1_SEL` is set to 0) or FAULT1 detected (field `MCPWM_GENx_T1_SEL` is set to 1) or FAULT2 detected (field `MCPWM_GENx_T1_SEL` is set to 2) or synchronized (field `MCPWM_GENx_T1_SEL` is set to 3).
- Management of priority when these timing events occur concurrently.
- Generation of set, clear, and toggle actions, based on the timing events.
- Controlling of the PWM duty cycle, depending on configuration of the PWM generator module.
- Handling of new time stamp values, using shadow registers to prevent glitches in the PWM cycle.

#### Shadow Register of PWM Operator

The time stamp registers A and B, as well as action configuration registers `MCPWM_GENx_A_REG` and `MCPWM_GENx_B_REG` are shadowed. Shadowing provides a way of updating registers in sync with the hardware.

When `MCPWM_GLOBAL_UP_EN` is set to 1, the shadow registers can be written to the active register at a specified time. The update method field for `MCPWM_GENx_A_REG` and `MCPWM_GENx_B_REG` is `MCPWM_GENx_CFG_UPMETHOD`. Software can also trigger a globally forced update bit `MCPWM_GLOBAL_FORCE_UP` which will prompt all registers in the module to be updated according to shadow registers. For a description of the shadow registers, please see Section 34.3.2.3.

## Timing Events

For convenience, all timing signals and events are summarized in Table 34-2.

**Table 34-2. Timing Events Used in PWM Generator**

Signal	Event Description	PWM Timer Operation
DTEP	PWM timer value is equal to the period register value	PWM timer counts down
DTEZ	PWM timer value is equal to zero	
DTEA	PWM timer value is equal to register A	
DTEB	PWM timer value is equal to register B	
DT0 event	Based on fault or synchronization events	
DT1 event	Based on fault or synchronization events	
UTEP	PWM timer value is equal to the period register value	PWM timer counts up
UTEZ	PWM timer value is equal to zero	
UTEA	PWM timer value is equal to register A	
UTEB	PWM timer value is equal to register B	
UT0 event	Based on fault or synchronization events	
UT1 event	Based on fault or synchronization events	
Software-force event	Software-initiated asynchronous event	N/A

The purpose of a software-force event is to impose non-continuous or continuous changes on the PWM<sub>x</sub>A and PWM<sub>x</sub>B outputs. The change is done asynchronously. Software-force control is handled by the MCPWM\_GEN<sub>x</sub>\_FORCE\_REG registers.

The selection and configuration of T0/T1 in the PWM generator module is independent of the configuration of fault events in the fault handler module. A particular trip event may or may not be configured to cause trip action in the fault handler submodule, but the same event can be used by the PWM generator to trigger T0/T1 for controlling PWM waveforms.

It is important to know that when the PWM timer is in count-up-down mode. It will always decrement after a TEP event, and increment after a TEZ event. So, when the PWM timer is in count-up-down mode, DTEP and UTEZ events will occur, while UTEP and DTEZ events never occurs.

The PWM generator can handle multiple events at the same time. Events are prioritized by the hardware and relevant details are provided in Table 34-3 and Table 34-4. Priority levels range from 1 (the highest) to 7 (the lowest). Please note that the priority of TEP and TEZ events depends on the PWM timer's counting mode.

If the value of A or B is set to be greater than the period, then U/DTEA and U/DTEB will never occur.

**Table 34-3. Timing Events Priority When PWM Timer Increments**

Priority Level	Event
1 (highest)	Software-forced event
2	UTEP
3	UT0
4	UT1
5	UTEB
6	UTEA

Priority Level	Event
7 (lowest)	UTEZ

**Table 34-4. Timing Events Priority when PWM Timer Decrements**

Priority level	Event
1 (highest)	Software-forced event
2	DTEZ
3	DT0
4	DT1
5	DTEB
6	DTEA
7 (lowest)	DTEP

Notes:

1. UTEP and UTEZ do not happen simultaneously. When the PWM timer is in count-up mode, UTEP will always happen one cycle earlier than UTEZ, as demonstrated in Figure 34-12, so their action on PWM signals will not interrupt each other. When the PWM timer is in count-up-down mode, UTEP will not occur.
2. DTEP and DTEZ do not happen simultaneously. When the PWM timer is in count-down mode, DTEZ will always happen one cycle earlier than DTEP, as demonstrated in Figure 34-13, so their action on PWM signals will not interrupt each other. When the PWM timer is in count-up-down mode, DTEZ will not occur.

### PWM Signal Generation

The PWM generator module controls the behavior of outputting PWM<sub>x</sub>A and PWM<sub>x</sub>B when a particular timing event occurs. The timing events are further qualified by the PWM timer's counting mode (increment or decrement). Knowing the counting mode, the module may then perform an independent action at each stage of the PWM timer counting up or down.

The following actions may be configured on PWM<sub>x</sub>A and PWM<sub>x</sub>B outputs:

- Set High: Set the output of PWM<sub>x</sub>A or PWM<sub>x</sub>B to a high level.
- Clear Low: Clear the output of PWM<sub>x</sub>A or PWM<sub>x</sub>B by setting it to a low level.
- Toggle: Change the current output level of PWM<sub>x</sub>A or PWM<sub>x</sub>B to the opposite value. If it is currently pulled up, then pull it down, or vice versa.
- Do Nothing: Keep both outputs PWM<sub>x</sub>A and PWM<sub>x</sub>B unchanged. In this state, interrupts can still be triggered.


Actions on outputs is configured by using registers [MCPWM\\_GEN<sub>x</sub>\\_A\\_REG](#) and [MCPWM\\_GEN<sub>x</sub>\\_B\\_REG](#). So, the action to be taken on each output is set independently. Also there is great flexibility in selecting actions to be taken on a given output based on events. More specifically, any event listed in Table 34-2 can operate on either output of PWM<sub>x</sub>A or PWM<sub>x</sub>B. To check out registers for particular generator 0, 1, or 2, please refer to register description in Section 34.4.

## Waveforms for Common Configurations

Figure 34-16 presents the symmetric PWM waveform generated when the PWM timer is in Count-Up-Down mode. DC 0%–100% modulation can be calculated via the formula below:

$$Duty = (Period - A) \div Period$$


If A matches the PWM timer value and the PWM timer is incrementing, then the PWM output is pulled up. If A matches the PWM timer value while the PWM timer is decrementing, then the PWM output is pulled low.



**Figure 34-16. Symmetrical Waveform in Count-Up-Down Mode**

The PWM waveforms in Figures 34-17 to 34-20 show some common PWM operator configurations. The following conventions are used in the figures:

- Period A and B refer to the values written in the corresponding registers.
- PWMxA and PWMxB are the output signals of PWM Operator x.




**Figure 34-17. Count-Up, Single Edge Asymmetric Waveform, with Independent Modulation on PWMxA and PWMxB – Active High**

The duty modulation for PWMxA is set by B, active high and proportional to B.

The duty modulation for PWMxB is set by A, active high and proportional to A.

$$Period = (MCPWM\_TIMER\_PERIOD + 1) \times T_{PT\_clk}$$






**Figure 34-18. Count-Up, Pulse Placement Asymmetric Waveform with Independent Modulation on PWMxA**

Pulses may be generated anywhere within the PWM cycle (zero to period).

PWMxA's high time duty is proportional to  $(B - A)$ .


$$Period = (MCPWM\_TIMER\_PERIOD + 1) \times T_{PT\_clk}$$



**Figure 34-19. Count-Up-Down, Dual Edge Symmetric Waveform, with Independent Modulation on PWMxA and PWMxB – Active High**

The duty modulation for PWMxA is set by A, active high and proportional to A.  
 The duty modulation for PWMxB is set by B, active high and proportional to B.  
 Outputting PWMxA and PWMxB can drive separate switches.

$$Period = (2 \times MCPWM\_TIMER\_PERIOD) \times T_{PT\_clk}$$



**Figure 34-20. Count-Up-Down, Dual Edge Symmetric Waveform, with Independent Modulation on PWMxA and PWMxB – Complementary**

The duty modulation of PWMxA is set by A, is active high and proportional to A.


The duty modulation of PWMxB is set by B, is active low and proportional to B.

Outputs PWMx can drive upper/lower (complementary) switches.

Dead time = B – A. Edge placement is configurable by software. Dead time generator module supports configuring edge delay methods when required.

$$Period = (2 \times MCPWM\_TIMERx\_PERIOD) \times T_{PT\_clk}$$

Figure 34-21 shows a waveform when UT0/1 and DT0/1 events are generated. In this example, T0 selects



**Figure 34-21. Count-Up-Down, Fault or Synchronization Events, with Same Modulation on PWMxA and PWMxB**

FAULT0 and T1 selects FAULT1. The events selected by T0 and T1 can be configured independently, these events can be FAULT0, FAULT1, FAULT2 or synchronous. For detailed configuration, see section 34.3.3.1.

**Software-Force Events**

There are two types of software-force events inside the PWM generator:

- Non-continuous-immediate (NCI) software-force events: Such types of events are immediately effective on PWM outputs when triggered by software. The forcing is non-continuous, which means the next active timing events will be able to alter the PWM outputs.
- Continuous (CNTU) software-force events: Such types of events are continuous. The forced PWM outputs will continue until they are released by software. The events' triggers are configurable. They can be configured to be timing events or immediate events.

Figure 34-22 shows a waveform of NCI software-force events. NCI events are used to force PWMxA output low. Forcing on PWMxB is disabled in this case.




Figure 34-22. Example of an NCI Software-Force Event on PWMxA

Figure 34-23 shows a waveform of CNTU software-force events. UTEZ events are selected as triggers for CNTU software-force events. CNTU is used to force the PWMxB output low. Forcing on PWMxA is disabled.




Figure 34-23. Example of a CNTU Software-Force Event on PWMxB

### 34.3.3.2 Dead Time Generator Module

#### Purpose of the Dead Time Generator Module

Section 34.3.3.1 introduced several options to generate signals on PWMxA and PWMxB outputs, with a specific placement of signal edges. The required dead time is obtained by altering the edge placement between signals and by setting the signal's duty cycle. Another option to control the dead time is to use a specialized module – Dead Time Generator.

The key functions of the Dead Time Generator module are as follows:

- Generating signal pairs (PWMxA and PWMxB) with a dead time from a single PWMxA input
- Creating a dead time by adding delay to signal edges:
  - Rising edge delay (RED)
  - Falling edge delay (FED)
- Configuring the signal pairs to be:
  - Active high complementary (AHC)
  - Active low complementary (ALC)
  - Active high (AH)
  - Active low (AL)
- This module may also be bypassed, if the dead time is configured directly in the generator module.

#### Shadow Register of Dead Time Generator

Delay registers RED and FED are shadowed with registers [MCPWM\\_DT<sub>x</sub>\\_RED\\_CFG\\_REG](#) and [MCPWM\\_DT<sub>x</sub>\\_FED\\_CFG\\_REG](#). When [MCPWM\\_GLOBAL\\_UP\\_EN](#) is set to 1, the values saved in the shadow registers can be written to the active register at specified time. The update method register for [MCPWM\\_DT<sub>x</sub>\\_RED\\_CFG\\_REG](#) is [MCPWM\\_DT<sub>x</sub>\\_RED\\_UPMETHOD](#). The update method register for [MCPWM\\_DT<sub>x</sub>\\_FED\\_CFG\\_REG](#) is [MCPWM\\_DT<sub>x</sub>\\_FED\\_UPMETHOD](#). The Software can also trigger a globally forced update bit [MCPWM\\_GLOBAL\\_FORCE\\_UP](#) which will prompt all registers in the module to be updated according to shadow registers. For the description of shadow registers, please see section 34.3.2.3.

### Highlights for Operation of the Dead Time Generator

Options for setting up the dead time module are shown in Figure 34-24.




Figure 34-24. Options for Setting up the Dead Time Generator Module

S0-S8 in the figure above are switches controlled by fields in register `MCPWM_DT_CFG_REG` shown in Table 34-5.

Table 34-5. Dead Time Generator Switches Control Fields

Switch	Field
S0	<code>MCPWM_DT_CFG_B_OUTBYPASS</code>
S1	<code>MCPWM_DT_CFG_A_OUTBYPASS</code>
S2	<code>MCPWM_DT_CFG_RED_OUTINVERT</code>
S3	<code>MCPWM_DT_CFG_FED_OUTINVERT</code>
S4	<code>MCPWM_DT_CFG_RED_INSEL</code>
S5	<code>MCPWM_DT_CFG_FED_INSEL</code>
S6	<code>MCPWM_DT_CFG_A_OUTSWAP</code>
S7	<code>MCPWM_DT_CFG_B_OUTSWAP</code>
S8	<code>MCPWM_DT_CFG_DEB_MODE</code>

All switch combinations are supported, but not all of them represent the typical modes of use. Table 34-6 documents some typical dead time configurations. In these configurations, the position of S4 and S5 sets PWMxA as the common source of both falling edge delay (FED) and rising edge delay (RED). The modes presented in table 34-6 may be categorized as follows:

Table 34-6. Typical Dead Time Generator Operating Modes

Mode	Mode Description	S0	S1	S2	S3
1	PWMxA and PWMxB Pass Through/No Delay	1	1	X	X
2	Active High Complementary (AHC), see Figure 34-25	0	0	0	1
3	Active Low Complementary (ALC), see Figure 34-26	0	0	1	0
4	Active High (AH), see Figure 34-27	0	0	0	0
5	Active Low (AL), see Figure 34-28	0	0	1	1



Mode	Mode Description	S0	S1	S2	S3
6	PWMxA Output = PWMxA In (No Delay) PWMxB Output = PWMxA Input with Falling Edge Delay	0	1	0 or 1	0 or 1
7	PWMxA Output = PWMxA Input with Rising Edge Delay PWMxB Output = PWMxB Input with No Delay	1	0	0 or 1	0 or 1

**Note:**

For all the modes above, the position of the binary switches S4 to S8 is set to 0.

- **Mode 1: Bypass delays on both FED and RED**

In this mode, the dead time module is disabled. Signals of PWMxA and PWMxB pass through without any modifications.

- **Mode 2-5: Classical Dead Time Polarity Settings**

These four modes represent typical configurations of polarity and should cover the active-high/low modes in available industry power switch gate drivers. The typical waveforms are shown in Figures 34-25 to 34-28.

- **Modes 6 and 7: Bypass delay on falling edge (FED) or rising edge (RED)**

In these two modes, either RED or FED is bypassed. As a result, the corresponding delay is not applied.




Figure 34-25. Active High Complementary (AHC) Dead Time Waveforms

RED and FED delays may be set up independently. The delay value is programmed using the 16-bit field `MCPWM_DTx_RED` and `MCPWM_DTx_FED`. The register value represents the number of clock (`DT_CLK`) periods by which a signal edge is delayed. `DT_CLK` can be selected from `PWM_clk` or `PT_clk` through register `MCPWM_DTx_CLK_SEL`.

To calculate the delay on falling edge (FED) and rising edge (RED), use the following formulas:

$$FED = MCPWM\_DT\_x\_FED \times T_{DT\_clk}$$

$$RED = MCPWM\_DT\_x\_RED \times T_{DT\_clk}$$




Figure 34-26. Active Low Complementary (ALC) Dead Time Waveforms




Figure 34-27. Active High (AH) Dead Time Waveforms

### 34.3.3.3 PWM Carrier Module

The coupling of PWM output to a motor driver may need isolation with a transformer. Transformers deliver only AC signals, while the duty cycle of a PWM signal may range anywhere from 0% to 100%. The PWM carrier module passes such a PWM signal through a transformer by using a high frequency carrier to modulate the signal.

#### Function Overview

The following key characteristics of this module are configurable:

- Carrier frequency
- Pulse width of the first pulse
- Duty cycle of the second and the subsequent pulses
- Enabling/disabling the carrier function




Figure 34-28. Active Low (AL) Dead Time Waveforms

**Operational Highlights**

The PWM carrier clock (PC\_clk) is derived from PWM\_clk. The frequency and duty cycle are configured by the MCPWM\_CARRIERx\_PRESCALE and MCPWM\_CARRIERx\_DUTY bits in the MCPWM\_CARRIERx\_CFG\_REG register. The purpose of one-shot pulses is to provide high-energy impulse to reliably turn on the power switch. Subsequent pulses sustain the power-on status. The width of a one-shot pulse is configurable with the MCPWM\_CARRIERx\_OSHTWTH field. Enabling/disabling of the carrier module is done with the MCPWM\_CARRIERx\_EN bit.

**Waveform Examples**

Figure 34-29 shows an example of waveforms, where a carrier is superimposed on original PWM pulses. This figure do not show the first one-shot pulse and the duty-cycle control. Related details are covered in the following two sections.




Figure 34-29. Example of Waveforms Showing PWM Carrier Action

## One-Shot Pulse


The width of the first pulse can be configured to 16 different values, which can be calculated by the following equation:

$$T_{1stpulse} = T_{PWM\_clk} \times 8 \times (MCPWM\_CARRIER\_PRESCALE + 1) \times (MCPWM\_CARRIER\_OSHTWTH + 1)$$

Where:

- $T_{PWM\_clk}$  is the period of the PWM clock (PWM\_clk).
- $(MCPWM\_CARRIER\_OSHTWTH + 1)$  is the width of the first pulse (whose value ranges from 1 to 16).
- $(MCPWM\_CARRIER\_PRESCALE + 1)$  is the PWM carrier clock's (PC\_clk) prescaler value.

The first one-shot pulse and subsequent sustaining pulses are shown in Figure 34-30.



**Figure 34-30. Example of the First Pulse and the Subsequent Sustaining Pulses of the PWM Carrier Submodule**

## Duty Cycle Control

After issuing the first one-shot pulse, the remaining PWM signal is modulated according to the carrier frequency. Users can configure the duty cycle of this signal. Tuning of duty may be required, so that the signal passes through the isolating transformer and can still operate (turn on/off) the motor drive, changing rotation speed and direction.

The duty cycle may be set to one of seven values, using `MCPWM_CARRIER_DUTY`, or bits [7:5] of register `MCPWM_CARRIER_CFG_REG`.

Below is the formula for calculating the duty cycle:

$$Duty = MCPWM\_CARRIER\_DUTY \div 8$$

All seven settings of the duty cycle are shown in Figure 34-31.

**PRELIMINARY**




Figure 34-31. Possible Duty Cycle Settings for Sustaining Pulses in the PWM Carrier Submodule

#### 34.3.3.4 Fault Detection Module

Each MCPWM peripheral is connected to three fault signals (FAULT0, FAULT1, and FAULT2) which are sourced from the GPIO matrix. These signals are intended to indicate external fault conditions, and may be preprocessed by the Fault Detection module to generate fault events. Fault events can then execute the user code to control MCPWM outputs in response to specific faults.

##### Function of Fault Detection Module

The key actions performed by the fault detection module are:

- Forcing outputs PWMxA and PWMxB, upon detected fault, to one of the following states:
  - High
  - Low
  - Toggle
  - No action taken
- Execution of one-shot trip (OST) upon detection of over-current conditions/short circuits.
- Cycle-by-cycle trip (CBC) to provide current-limiting operation.
- Allocation of either one-shot or cycle-by-cycle operation for each fault signal.
- Generation of interrupts for each fault input.
- Support for software-force tripping.
- Enabling or disabling of module function as required.

## Operation and Configuration Tips

This section provides the operational tips and set-up options for the Fault Detection module.

Fault signals coming from pins are sampled and synced in the GPIO matrix. In order to guarantee the successful sampling of fault pulses, each pulse duration must be at least two APB clock cycles. The Fault Detection module will then sample fault signals by using PWM\_clk. So, the duration of fault pulses coming from GPIO matrix must be at least one PWM\_clk cycle. Differently put, regardless of the period relation between APB clock and PWM\_clk, the width of fault signal pulses on pins must be at least equal to the sum of two APB clock cycles and one PWM\_clk cycle.

Each level of fault signals, FAULT0 to FAULT2, can be used by the Fault Detection module to generate fault events (fault\_event0 to fault\_event2). Every fault event can be configured individually to provide CBC action, OST action, or none.

- **Cycle-by-Cycle (CBC) action:**

When CBC action is triggered, the state of PWMxA and PWMxB will be changed immediately according to the configuration of fields `MCPWM_FHx_A_CBC_U/D` and `MCPWM_FHx_B_CBC_U/D`. Different actions can be indicated when the PWM timer is incrementing or decrementing. Different CBC action interrupts can be triggered for different fault events. Status field `MCPWM_FHx_CBC_ON` indicates whether a CBC action is on or off. When the fault event is no longer present, CBC actions on PWMxA/B will be cleared at a specified point, which is either a D/UTEP or D/UTEZ event. Field `MCPWM_FHx_CBCPULSE` determines at which event PWMxA and PWMxB will be able to resume normal actions. Therefore, in this mode, the CBC action is cleared or refreshed upon every PWM cycle.

- **One-Shot (OST) action:**

When OST action is triggered, the state of PWMxA and PWMxB will be changed immediately, depending on the setting of fields `MCPWM_FHx_A_OST_U/D` and `MCPWM_FHx_B_OST_U/D`. Different actions can be configured when PWM timer is incrementing or decrementing. Different OST action interrupts can be triggered from different fault events. Status field `MCPWM_FHx_OST_ON` indicates whether an OST action is on or off. The OST actions on PWMxA/B are not automatically cleared when the fault event is no longer present. One-shot actions must be cleared manually by setting the `MCPWM_FHx_CLR_OST` bit.

### 34.3.4 Capture Module

#### 34.3.4.1 Introduction

The capture module contains three complete capture channels. Channel inputs CAP0, CAP1, and CAP2 are sourced from the GPIO matrix. Thanks to the flexibility of the GPIO matrix, CAP0, CAP1, and CAP2 can be configured from any pin input. Multiple capture channels can be sourced from the same pin input, while prescaling for each channel can be set differently. Also, capture channels are sourced from different pins. This provides several options for handling capture signals by hardware in the background, instead of having them processed directly by the CPU. A capture module has the following independent key resources:

- One 32-bit timer (counter) which can be synchronized with the PWM timer, another module, or software.
- Three capture channels, each equipped with a 32-bit time-stamp and a capture prescaler.
- Independent edge polarity (rising/falling edge) selection for any capture channel.
- Input capture signal prescaling (from 1 to 256).

- Interrupt capabilities on any of the three capture events.

### 34.3.4.2 Capture Timer

The capture timer is a 32-bit counter incrementing continuously. It is enabled by setting `MCPWM_CAP_TIMER_EN` to 1. Its operating clock source is MCPWM core clock. When `MCPWM_CAP_SYNCI_EN` is configured, the counter will be loaded with phase stored in register `MCPWM_CAP_TIMER_PHASE_REG` at the time of a sync event. Sync events can select from PWM timers sync-out, or PWM module sync-in by configuring `MCPWM_CAP_SYNCI_SEL`. Sync events can also be generated by setting `MCPWM_CAP_SYNC_SW`. The capture timer provides timing references for all three capture channels.

### 34.3.4.3 Capture Channel

The capture signal coming to a capture channel will be inverted first, if needed, and then prescaled. Each capture channel has a prescaler register of `MCPWM_CAPx_PRESCALE`. Finally, specified edges of preprocessed capture signal will trigger capture events. Setting `MCPWM_CAPx_EN` to enable a capture channel. The capture event occurs at the time selected by the `MCPWM_CAPx_MODE`. When a capture event occurs, the capture timer's value is stored in time-stamp register `MCPWM_CAP_CHx_REG`. Different interrupts can be generated for different capture channels at capture events. The edge that triggers a capture event is recorded in register `MCPWM_CAPx_EDGE`. The capture event can be also forced by software setting `MCPWM_CAPx_SW`.

## 34.3.5 ETM Module

### 34.3.5.1 Overview

MCPWM can generate a variety of events and respond to different tasks depending on the operating conditions. The capture module, the fault detection module, three timers and three operators can generate events and respond to tasks independently.

### 34.3.5.2 ETM Related Events

When setting enable field to 1, after the generation condition is met, corresponding event would be generated. For details, please refer to Table 34-7 below:

**Table 34-7. ETM Related Events**

Enable Field	Generation Condition	Event Generated
<code>MCPWM_EVT_CAPx_EN</code>	CAPx capture event occurs	<code>MCPWM_EVT_CAPx</code>
<code>MCPWM_EVT_TZx_OST_EN</code>	PWM operator x performs a One-Shot trip (OST) operation	<code>MCPWM_EVT_TZx_OST</code>
<code>MCPWM_EVT_TZx_CBC_EN</code>	PWM operator x performs a cycle-by-cycle trip (CBC) operation.	<code>MCPWM_EVT_TZx_CBC</code>
<code>MCPWM_EVT_Fx_CLR_EN</code>	fault event <code>fault_eventx</code> is cleared	<code>MCPWM_EVT_Fx_CLR</code>
<code>MCPWM_EVT_Fx_EN</code>	fault event <code>fault_eventx</code> is generated	<code>MCPWM_EVT_Fx</code>

<sup>1</sup> See Section 34.3.3.1 for a detailed description of timer stamp A and B.

Enable Field	Generation Condition	Event Generated
MCPWM_EVT_OP <sub>x</sub> _TEB_EN	the count value of the timer that PWM operator <i>x</i> selects is equal to the value of timer stamp B <sup>1</sup>	MCPWM_EVT_OP <sub>x</sub> _TEB
MCPWM_EVT_OP <sub>x</sub> _TEA_EN	the count value of the timer that PWM operator <i>x</i> selects is equal to the value of timer stamp A <sup>1</sup>	MCPWM_EVT_OP <sub>x</sub> _TEA
MCPWM_EVT_TIMER <sub>x</sub> _TEP_EN	count value of timer <i>x</i> is equal to the period value MCPWM_TIMER <sub>x</sub> _PERIOD	MCPWM_EVT_TIMER <sub>x</sub> _TEP
MCPWM_EVT_TIMER <sub>x</sub> _TEZ_EN	count value of timer <i>x</i> is equal to 0	MCPWM_EVT_TIMER <sub>x</sub> _TEZ
MCPWM_EVT_TIMER <sub>x</sub> _STOP_EN	timer <i>x</i> 's count stops	MCPWM_EVT_OP <sub>x</sub> _TEA

<sup>1</sup> See Section 34.3.3.1 for a detailed description of timer stamp A and B.

### 34.3.5.3 ETM Related Tasks

When setting enable field to 1, after inputting valid tasks, corresponding response operation would be generated. For details, please refer to Table 34-8 below:

Table 34-8. ETM Related Tasks

Enable Field	Valid Task Input	Response Operation
MCPWM_TASK_CAP <sub>x</sub> _EN	MCPWM_TASK_CAP <sub>x</sub>	CAP <sub>x</sub> channel performs a capture operation
MCPWM_TASK_CLR <sub>x</sub> _OST_EN	MCPWM_TASK_CLR <sub>x</sub> _OST	PWM operator <i>x</i> clears the One-Shot Trip operation
MCPWM_TASK_TZ <sub>x</sub> _OST_EN	MCPWM_TASK_TZ <sub>x</sub> _OST	PWM operator <i>x</i> performs a One-Shot Trip (OST) operation
MCPWM_TASK_TIMER <sub>x</sub> _PERIOD_UP_EN	MCPWM_TASK_TIMER <sub>x</sub> _PERIOD_UP	the period of timer <i>x</i> is updated to the value configured in the period register MCPWM_TIMER <sub>x</sub> _PERIOD
MCPWM_TASK_TIMER <sub>x</sub> _SYNC_EN	MCPWM_TASK_TIMER <sub>x</sub> _SYN	timer <i>x</i> performs a sync operation
MCPWM_TASK_GEN_STOP_EN	MCPWM_TASK_GEN_STOP	all the timers stop counting and the PWM signals output by all PWM operators remain unchanged
MCPWM_TASK_CMPR <sub>x</sub> _B_UP_EN	MCPWM_TASK_CMPR <sub>x</sub> _B_UP	timer stamp B of the PWM operator <i>x</i> is updated to the value of the shadow register MCPWM_GEN <sub>x</sub> _B
MCPWM_TASK_CMPR <sub>x</sub> _A_UP_EN	MCPWM_TASK_CMPR <sub>x</sub> _A_UP	timer stamp A of the PWM operator <i>x</i> is updated to the value of the shadow register MCPWM_GEN <sub>x</sub> _A



## 34.4 Register Summary

The addresses in this section are relative to Motor Control PWM base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Prescaler Configuration</b>			
<a href="#">MCPWM_CLK_CFG_REG</a>	PWM clock prescaler register	0x0000	R/W
<b>MCPWM Timer 0 Configuration and Status</b>			
<a href="#">MCPWM_TIMER0_CFG0_REG</a>	PWM timer0 period and update method configuration register	0x0004	R/W
<a href="#">MCPWM_TIMER0_CFG1_REG</a>	PWM timer0 working mode and start/stop control configuration register	0x0008	varies
<a href="#">MCPWM_TIMER0_SYNC_REG</a>	PWM timer0 sync function configuration register	0x000C	R/W
<a href="#">MCPWM_TIMER0_STATUS_REG</a>	PWM timer0 status register	0x0010	RO
<b>MCPWM Timer 1 Configuration and Status</b>			
<a href="#">MCPWM_TIMER1_CFG0_REG</a>	PWM timer1 period and update method configuration register	0x0014	R/W
<a href="#">MCPWM_TIMER1_CFG1_REG</a>	PWM timer1 working mode and start/stop control configuration register	0x0018	varies
<a href="#">MCPWM_TIMER1_SYNC_REG</a>	PWM timer1 sync function configuration register	0x001C	R/W
<a href="#">MCPWM_TIMER1_STATUS_REG</a>	PWM timer1 status register	0x0020	RO
<b>MCPWM Timer 2 Configuration and status</b>			
<a href="#">MCPWM_TIMER2_CFG0_REG</a>	PWM timer2 period and update method configuration register	0x0024	R/W
<a href="#">MCPWM_TIMER2_CFG1_REG</a>	PWM timer2 working mode and start/stop control configuration register	0x0028	varies
<a href="#">MCPWM_TIMER2_SYNC_REG</a>	PWM timer2 sync function configuration register	0x002C	R/W
<a href="#">MCPWM_TIMER2_STATUS_REG</a>	PWM timer2 status register	0x0030	RO
<b>Common Configuration for MCPWM Timers</b>			
<a href="#">MCPWM_TIMER_SYNCI_CFG_REG</a>	Synchronization input selection for three PWM timers	0x0034	R/W
<a href="#">MCPWM_OPERATOR_TIMERSEL_REG</a>	Select specific timer for PWM operators	0x0038	R/W
<b>MCPWM Operator 0 Configuration and Status</b>			
<a href="#">MCPWM_GEN0_STMP_CFG_REG</a>	Transfer status and update method for time stamp registers A and B	0x003C	varies
<a href="#">MCPWM_GEN0_TSTMP_A_REG</a>	Shadow register for register A	0x0040	R/W
<a href="#">MCPWM_GEN0_TSTMP_B_REG</a>	Shadow register for register B	0x0044	R/W
<a href="#">MCPWM_GEN0_CFG0_REG</a>	Fault event T0 and T1 handling	0x0048	R/W
<a href="#">MCPWM_GEN0_FORCE_REG</a>	Permissives to force PWM0A and PWM0B outputs by software	0x004C	R/W
<a href="#">MCPWM_GEN0_A_REG</a>	Actions triggered by events on PWM0A	0x0050	R/W
<a href="#">MCPWM_GEN0_B_REG</a>	Actions triggered by events on PWM0B	0x0054	R/W
<a href="#">MCPWM_DT0_CFG_REG</a>	Dead time type selection and configuration	0x0058	R/W


Name	Description	Address	Access
MCPWM_DT0_FED_CFG_REG	Shadow register for falling edge delay (FED)	0x005C	R/W
MCPWM_DT0_RED_CFG_REG	Shadow register for rising edge delay (RED)	0x0060	R/W
MCPWM_CARRIER0_CFG_REG	Carrier enable and configuratoin	0x0064	R/W
MCPWM_FH0_CFG0_REG	Actions on PWM0A and PWM0B trip events	0x0068	R/W
MCPWM_FH0_CFG1_REG	Software triggers for fault handler actions	0x006C	R/W
MCPWM_FH0_STATUS_REG	Status of fault events	0x0070	RO
<b>MCPWM Operator 1 Configuration and Status</b>			
MCPWM_GEN1_STMP_CFG_REG	Transfer status and update method for time stamp registers A and B	0x0074	varies
MCPWM_GEN1_TSTMP_A_REG	Shadow register for register A	0x0078	R/W
MCPWM_GEN1_TSTMP_B_REG	Shadow register for register B	0x007C	R/W
MCPWM_GEN1_CFG0_REG	Fault event T0 and T1 handling	0x0080	R/W
MCPWM_GEN1_FORCE_REG	Permissives to force PWM1A and PWM1B outputs by software	0x0084	R/W
MCPWM_GEN1_A_REG	Actions triggered by events on PWM1A	0x0088	R/W
MCPWM_GEN1_B_REG	Actions triggered by events on PWM1B	0x008C	R/W
MCPWM_DT1_CFG_REG	Dead time type selection and configuration	0x0090	R/W
MCPWM_DT1_FED_CFG_REG	Shadow register for falling edge delay (FED)	0x0094	R/W
MCPWM_DT1_RED_CFG_REG	Shadow register for rising edge delay (RED)	0x0098	R/W
MCPWM_CARRIER1_CFG_REG	Carrier enable and configuratoin	0x009C	R/W
MCPWM_FH1_CFG0_REG	Actions on PWM1A and PWM1B trip events	0x00A0	R/W
MCPWM_FH1_CFG1_REG	Software triggers for fault handler actions	0x00A4	R/W
MCPWM_FH1_STATUS_REG	Status of fault events	0x00A8	RO
<b>MCPWM Operator 2 Configuration and Status</b>			
MCPWM_GEN2_STMP_CFG_REG	Transfer status and update method for time stamp registers A and B	0x00AC	varies
MCPWM_GEN2_TSTMP_A_REG	Shadow register for register A	0x00B0	R/W
MCPWM_GEN2_TSTMP_B_REG	Shadow register for register B	0x00B4	R/W
MCPWM_GEN2_CFG0_REG	Fault event T0 and T1 handling	0x00B8	R/W
MCPWM_GEN2_FORCE_REG	Permissives to force PWM2A and PWM2B outputs by software	0x00BC	R/W
MCPWM_GEN2_A_REG	Actions triggered by events on PWM2A	0x00C0	R/W
MCPWM_GEN2_B_REG	Actions triggered by events on PWM2B	0x00C4	R/W
MCPWM_DT2_CFG_REG	Dead time type selection and configuration	0x00C8	R/W
MCPWM_DT2_FED_CFG_REG	Shadow register for falling edge delay (FED)	0x00CC	R/W
MCPWM_DT2_RED_CFG_REG	Shadow register for rising edge delay (RED)	0x00D0	R/W
MCPWM_CARRIER2_CFG_REG	Carrier enable and configuratoin	0x00D4	R/W
MCPWM_FH2_CFG0_REG	Actions on PWM2A and PWM2B trip events	0x00D8	R/W
MCPWM_FH2_CFG1_REG	Software triggers for fault handler actions	0x00DC	R/W
MCPWM_FH2_STATUS_REG	Status of fault events	0x00E0	RO
<b>Fault Detection Configuration and Status</b>			
MCPWM_FAULT_DETECT_REG	Fault detection configuration and status	0x00E4	varies
<b>Capture Configuration and Status</b>			

Name	Description	Address	Access
<a href="#">MCPWM_CAP_TIMER_CFG_REG</a>	Configure capture timer	0x00E8	varies
<a href="#">MCPWM_CAP_TIMER_PHASE_REG</a>	Phase for capture timer sync	0x00EC	R/W
<a href="#">MCPWM_CAP_CH0_CFG_REG</a>	Capture channel 0 configuration and enable	0x00F0	varies
<a href="#">MCPWM_CAP_CH1_CFG_REG</a>	Capture channel 1 configuration and enable	0x00F4	varies
<a href="#">MCPWM_CAP_CH2_CFG_REG</a>	Capture channel 2 configuration and enable	0x00F8	varies
<a href="#">MCPWM_CAP_CH0_REG</a>	ch0 capture value status register	0x00FC	RO
<a href="#">MCPWM_CAP_CH1_REG</a>	ch1 capture value status register	0x0100	RO
<a href="#">MCPWM_CAP_CH2_REG</a>	ch2 capture value status register	0x0104	RO
<a href="#">MCPWM_CAP_STATUS_REG</a>	Edge of last capture trigger	0x0108	RO
<b>Enable Update of Active Registers</b>			
<a href="#">MCPWM_UPDATE_CFG_REG</a>	Enable update	0x010C	R/W
<b>Manage Interrupts</b>			
<a href="#">MCPWM_INT_ENA_REG</a>	Interrupt enable bits	0x0110	R/W
<a href="#">MCPWM_INT_RAW_REG</a>	Raw interrupt status	0x0114	R/WTC /SS
<a href="#">MCPWM_INT_ST_REG</a>	Masked interrupt status	0x0118	RO
<a href="#">MCPWM_INT_CLR_REG</a>	Interrupt clear bits	0x011C	WT
<b>MCPWM Event Enable Register</b>			
<a href="#">MCPWM_EVT_EN_REG</a>	MCPWM event enable register	0x0120	R/W
<b>MCPWM Task Enable Register</b>			
<a href="#">MCPWM_TASK_EN_REG</a>	MCPWM task enable register	0x0124	R/W
<b>MCPWM APB Configuration Register</b>			
<a href="#">MCPWM_CLK_REG</a>	MCPWM APB configuration register	0x0128	R/W
<b>Version Register</b>			
<a href="#">MCPWM_VERSION_REG</a>	Version register	0x012C	R/W

## 34.5 Registers


The addresses in this section are relative to Motor Control PWM base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 34.1. MCPWM\_CLK\_CFG\_REG (0x0000)**



**MCPWM\_CLK\_PRESCALE** Configures the prescaler value of clock, so that the period of PWM\_CLK = 6.25ns \* (PWM\_CLK\_PRESCALE + 1). (R/W)

**Register 34.2. MCPWM\_TIMER0\_CFG0\_REG (0x0004)**



**MCPWM\_TIMER0\_PRESCALE** Configures the prescaler value of timer0, so that the period of PT0\_CLK = Period of PWM\_CLK \* (PWM\_TIMER0\_PRESCALE + 1). (R/W)

**MCPWM\_TIMER0\_PERIOD** Configures the period shadow register of PWM timer0. (R/W)

**MCPWM\_TIMER0\_PERIOD\_UPMETHOD** Configures the update method for active register of PWM timer0 period.

- 0: Immediate
- 1: TEZ
- 2: sync
- 3: TEZ | sync

TEZ here and below means timer equal zero event.  
(R/W)

**Register 34.3. MCPWM\_TIMER0\_CFG1\_REG (0x0008)**

(reserved)																MCPWM_TIMER0_MOD			MCPWM_TIMER0_START		
31																5	4	3	2	0	
0 0																0x0			0x0		Reset

**MCPWM\_TIMER0\_START** Configures whether or not to start/stop PWM timer0.

- 0: If PWM timer0 starts, then stops at TEZ
- 1: If timer0 starts, then stops at TEP
- 2: PWM timer0 starts and runs on
- 3: Timer0 starts and stops at the next TEZ
- 4: Timer0 starts and stops at the next TEP
- 5: Invalid. No effect
- 6: Invalid. No effect
- 7: Invalid. No effect

TEP here and below means the event that happens when the timer equals to period.


(R/W/SC)

**MCPWM\_TIMER0\_MOD** Configures the working mode of PWM timer0.

- 0: Freeze
- 1: Increase mode
- 2: Decrease mode
- 3: Up-down mode

(R/W)

Register 34.4. MCPWM\_TIMER0\_SYNC\_REG (0x000C)



**MCPWM\_TIMER0\_SYNCI\_EN** Configures whether or not to enable timer reloading with phase on sync input event.  
 0: Disable  
 1: Enable  
 (R/W)

**MCPWM\_TIMER0\_SYNC\_SW** Toggling this bit will trigger a software sync. (R/W)

**MCPWM\_TIMER0\_SYNCO\_SEL** PWM timer0 sync out selection.  
 0: sync\_in. The sync out will always generate when toggling the [MCPWM\\_TIMER0\\_SYNC\\_SW](#) bit.  
 1: TEZ  
 2: TEP  
 3: No effect  
 (R/W)

**MCPWM\_TIMER0\_PHASE** Phase for timer reload on sync event. (R/W)

**MCPWM\_TIMER0\_PHASE\_DIRECTION** Configures the PWM timer0's direction when timer0 mode is up-down mode.  
 0: Increase  
 1: Decrease  
 (R/W)

## Register 34.5. MCPWM\_TIMER0\_STATUS\_REG (0x0010)

(reserved)										MCPWM_TIMER0_DIRECTION						MCPWM_TIMER0_VALUE						
31											17	16	15							0		
0 0 0 0 0 0 0 0 0 0										0						0						Reset

**MCPWM\_TIMER0\_VALUE** Represents current PWM timer0 counter value. (RO)

**MCPWM\_TIMER0\_DIRECTION** Represents current PWM timer0 counter direction.

0: Increment

1: Decrement

(RO)

## Register 34.6. MCPWM\_TIMER1\_CFG0\_REG (0x0014)

(reserved)										MCPWM_TIMER1_PERIOD_UPMETHOD						MCPWM_TIMER1_PERIOD						MCPWM_TIMER1_PRESCALE							
31											26	25	24	23							8	7							0
0 0 0 0 0 0 0 0										0						0xff						0x0						Reset	

**MCPWM\_TIMER1\_PRESCALE** Configures the prescaler value of timer1, so that the period of  $PT0\_CLK = \text{Period of PWM\_CLK} * (\text{PWM\_timer1\_PRESCALE} + 1)$ . (R/W)

**MCPWM\_TIMER1\_PERIOD** Period shadow register of PWM timer1. (R/W)

**MCPWM\_TIMER1\_PERIOD\_UPMETHOD** Configures the update method for active register of PWM timer1 period.

0: Immediate

1: TEZ

2: Sync

3: TEZ | sync

TEZ here and below means timer equal zero event.

(R/W)

## Register 34.7. MCPWM\_TIMER1\_CFG1\_REG (0x0018)

<i>(reserved)</i>																<i>MCPWM_TIMER1_MOD</i>			<i>MCPWM_TIMER1_START</i>			
31																5	4	3	2	0		
0 0																0x0			0x0			Reset

**MCPWM\_TIMER1\_START** Configures whether or not to start/stop PWM timer1.

0: If PWM timer1 starts, then stops at TEZ

1: If timer1 starts, then stops at TEP

2: PWM timer1 starts and runs on

3: Timer1 starts and stops at the next TEZ

4: Timer1 starts and stops at the next TEP

5-7: Invalid. No effect

TEP here and below means the event that happens when the timer equals to period.

(R/W/SC)

**MCPWM\_TIMER1\_MOD** Configures the working mode of PWM timer1.

0: Freeze

1: Increase mode

2: Decrease mode


3: Up-down mode

(R/W)





**Register 34.9. MCPWM\_TIMER1\_STATUS\_REG (0x0020)**




**MCPWM\_TIMER1\_VALUE** Represents current PWM timer1 counter value. (RO)

**MCPWM\_TIMER1\_DIRECTION** Represents current PWM timer1 counter direction.

- 0: Increment
  - 1: Decrement
- (RO)

**Register 34.10. MCPWM\_TIMER2\_CFG0\_REG (0x0024)**



**MCPWM\_TIMER2\_PRESCALE** Configures the prescaler value of timer2, so that the period of  $PT0\_CLK = \text{Period of PWM\_CLK} * (\text{PWM\_timer2\_PRESCALE} + 1)$ . (R/W)

**MCPWM\_TIMER2\_PERIOD** Period shadow register of PWM timer2. (R/W)

**MCPWM\_TIMER2\_PERIOD\_UPMETHOD** Configures the update method for active register of PWM timer2 period.

- 0: Immediate
- 1: TEZ
- 2: Sync
- 3: TEZ | sync

TEZ here and below means timer equal zero event.

(R/W)



Register 34.12. MCPWM\_TIMER2\_SYNC\_REG (0x002C)

(reserved)										MCPWM_TIMER2_PHASE_DIRECTION			MCPWM_TIMER2_PHASE				MCPWM_TIMER2_SYNC_SEL				MCPWM_TIMER2_SYNC_SW		MCPWM_TIMER2_SYNCLEN					
31										21	20	19					4	3	2	1	0	Reset						
0	0	0	0	0	0	0	0	0	0	0							0					0	0	0				

**MCPWM\_TIMER2\_SYNCI\_EN** Configures whether or not to enable timer reloading with phase on sync input event.

0: Disable

1: Enable

(R/W)

**MCPWM\_TIMER2\_SYNC\_SW** Toggling this bit will trigger a software sync. (R/W)

**MCPWM\_TIMER2\_SYNCO\_SEL** PWM timer2 sync out selection.

0: sync\_in

1: TEZ

2: TEP, and sync out will always generate when toggling the reg\_timer0\_sync\_sw bit

3: No effect

(R/W)


**MCPWM\_TIMER2\_PHASE** Configures phase for timer reload on sync event. (R/W)

**MCPWM\_TIMER2\_PHASE\_DIRECTION** Configures the PWM timer2's direction when timer2 is in up-down mode.

0: Increase

1: Decrease

(R/W)

**Register 34.13. MCPWM\_TIMER2\_STATUS\_REG (0x0030)**

**MCPWM\_TIMER2\_VALUE** Represents current PWM timer2 counter value. (RO)

**MCPWM\_TIMER2\_DIRECTION** Represents current PWM timer2 counter direction.


0: Increment

1: Decrement

(RO)



## Register 34.15. MCPWM\_OPERATOR\_TIMERSEL\_REG (0x0038)



**MCPWM\_OPERATOR0\_TIMERSEL** Configures which PWM timer will be the timing reference for PWM operator0.

- 0: timer0
  - 1: timer1
  - 2: timer2
  - 3: Invalid
- (R/W)

**MCPWM\_OPERATOR1\_TIMERSEL** Configures which PWM timer will be the timing reference for PWM operator1.

- 0: timer0
  - 1: timer1
  - 2: timer2
  - 3: Invalid
- (R/W)

**MCPWM\_OPERATOR2\_TIMERSEL** Configures which PWM timer will be the timing reference for PWM operator2.

- 0: timer0
  - 1: timer1
  - 2: timer2
  - 3: Invalid
- (R/W)

## Register 34.16. MCPWM\_GEN0\_STMP\_CFG\_REG (0x003C)

(reserved)										MCPWM_GEN0_B_SHDW_FULL				MCPWM_GEN0_A_SHDW_FULL				MCPWM_GEN0_B_UPMETHOD				MCPWM_GEN0_A_UPMETHOD			
31										10	9	8	7				4	3				0			
0 0 0 0 0 0 0 0 0 0										0 0 0 0				0 0 0 0				0 0 0 0				Reset			

**MCPWM\_GEN0\_A\_UPMETHOD** Configures the update method for PWM generator 0 time stamp

A's active register.

When all bits are set to 0: Immediately

When bit0 is set to 1: TEZ

When bit1 is set to 1: TEP

When bit2 is set to 1: Sync

When bit3 is set to 1: Disable the update

(R/W)

**MCPWM\_GEN0\_B\_UPMETHOD** Configures the update method for PWM generator 0 time stamp

B's active register. (R/W)

When all bits are set to 0: Immediately

When bit0 is set to 1: TEZ

When bit1 is set to 1: TEP

When bit2 is set to 1: Sync

When bit3 is set to 1: Disable the update

(R/W)

**MCPWM\_GEN0\_A\_SHDW\_FULL** Set and reset by hardware.

0: A's active reg has been updated with shadow register latest value.

1: PWM generator 0 time stamp A's shadow reg is filled and waiting to be transferred to A's active reg.

(R/SC/WTC)

**MCPWM\_GEN0\_B\_SHDW\_FULL** Set and reset by hardware.


0: B's active reg has been updated with shadow register latest value.

1: PWM generator 0 time stamp B's shadow reg is filled and waiting to be transferred to B's active reg.

(R/SC/WTC)




**Register 34.17. MCPWM\_GEN0\_TSTMP\_A\_REG (0x0040)**



**MCPWM\_GEN0\_A** Shadow register for PWM generator 0 time stamp A. (R/W)

**Register 34.18. MCPWM\_GEN0\_TSTMP\_B\_REG (0x0044)**



**MCPWM\_GEN0\_B** Shadow register for PWM generator 0 time stamp B. (R/W)

## Register 34.19. MCPWM\_GEN0\_CFG0\_REG (0x0048)

(reserved)										MCPWM_GEN0_T1_SEL		MCPWM_GEN0_T0_SEL		MCPWM_GEN0_CFG_UPMETHOD			
31											10	9	7	6	4	3	0
0 0										0	0	0	0	0	0	0	Reset

**MCPWM\_GEN0\_CFG\_UPMETHOD** Configures update method for PWM generator 0's active register.

When all bits are set to 0: Immediately

When bit0 is set to 1: TEZ

When bit1 is set to 1: TEP

When bit2 is set to 1: Sync

When bit3 is set to 1: Disable the update

(R/W)

**MCPWM\_GEN0\_T0\_SEL** Configures source selection for PWM generator 0 event\_t0, take effect immediately.

0: fault\_event0

1: fault\_event1

2: fault\_event2

3: sync\_taken

4: None

(R/W)

**MCPWM\_GEN0\_T1\_SEL** Configures source selection for PWM generator 0 event\_t1, take effect immediately

0: fault\_event0

1: fault\_event1


2: fault\_event2

3: sync\_taken

4: None

(R/W)

**Register 34.20. MCPWM\_GEN0\_FORCE\_REG (0x004C)**



**MCPWM\_GEN0\_CNTUFORCE\_UPMETHOD** Configures update method for continuous software force of PWM generator0.  
 When all bits are set to 0: Immediately  
 When bit0 is set to 1: TEZ  
 When bit1 is set to 1: TEP  
 When bit2 is set to 1: TEA  
 When bit3 is set to 1: TEB  
 When bit4 is set to 1: Sync  
 When bit5 is set to 1: Disable update  
 TEA/B means an event generated when the timer’s value equals to that of register A/B.  
 (R/W)

**MCPWM\_GEN0\_A\_CNTUFORCE\_MODE** Configures continuous software force mode for PWM0A.  
 0: Disabled  
 1: Low  
 2: High  
 3: Disabled  
 (R/W)

**MCPWM\_GEN0\_B\_CNTUFORCE\_MODE** Configures continuous software force mode for PWM0B.  
 See details in [MCPWM\\_GEN0\\_A\\_CNTUFORCE\\_MODE](#). (R/W)

**MCPWM\_GEN0\_A\_NCIFORCE** Configures whether or not to trigger a non-continuous immediate software-force event for PWM0A.  
 0: No effect  
 1: Trigger a force event  
 (R/W)

**MCPWM\_GEN0\_A\_NCIFORCE\_MODE** Configures non-continuous immediate software force mode for PWM0A.  
 0: Disabled  
 1: Low  
 2: High  
 3: Disabled  
 (R/W)

Continued on the next page...

**Register 34.20. MCPWM\_GEN0\_FORCE\_REG (0x004C)**

Continued from the previous page...

**MCPWM\_GEN0\_B\_NCIFORCE** Configures whether or not to trigger a non-continuous immediate software-force event for PWM0B.

0: No effect

1: Trigger a force event

(R/W)

**MCPWM\_GEN0\_B\_NCIFORCE\_MODE** Configures non-continuous immediate software force mode for PWM0B. See details in [MCPWM\\_GEN0\\_A\\_NCIFORCE\\_MODE](#). (R/W)

## Register 34.21. MCPWM\_GEN0\_A\_REG (0x0050)

(reserved)								MCPWM_GEN0_A_DT1	MCPWM_GEN0_A_DT0	MCPWM_GEN0_A_DTEB	MCPWM_GEN0_A_DTEA	MCPWM_GEN0_A_DTEP	MCPWM_GEN0_A_DTEZ	MCPWM_GEN0_A_UT1	MCPWM_GEN0_A_UT0	MCPWM_GEN0_A_UTEA	MCPWM_GEN0_A_UTEB	MCPWM_GEN0_A_UTEA	MCPWM_GEN0_A_UTEZ							
31	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reset
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

**MCPWM\_GEN0\_A\_UTEZ** Configures action on PWM0A triggered by event TEZ when timer increasing.

0: No change

1: Low

2: High

3: Toggle

(R/W)

**MCPWM\_GEN0\_A\_UTEA** Configures action on PWM0A triggered by event TEA when timer increasing. See details in [MCPWM\\_GEN0\\_A\\_UTEZ](#). (R/W)

**MCPWM\_GEN0\_A\_UTEB** Configures action on PWM0A triggered by event TEB when timer increasing. See details in [MCPWM\\_GEN0\\_A\\_UTEZ](#). (R/W)

**MCPWM\_GEN0\_A\_UTEZ** Configures action on PWM0A triggered by event TEZ when timer increasing. See details in [MCPWM\\_GEN0\\_A\\_UTEZ](#). (R/W)

**MCPWM\_GEN0\_A\_UT0** Configures action on PWM0A triggered by event\_t0 when timer increasing. See details in [MCPWM\\_GEN0\\_A\\_UTEZ](#). (R/W)

**MCPWM\_GEN0\_A\_UT1** Configures action on PWM0A triggered by event\_t1 when timer increasing. See details in [MCPWM\\_GEN0\\_A\\_UTEZ](#). (R/W)

**MCPWM\_GEN0\_A\_DTEZ** Configures action on PWM0A triggered by event TEZ when timer decreasing. See details in [MCPWM\\_GEN0\\_A\\_UTEZ](#). (R/W)

**MCPWM\_GEN0\_A\_DTEA** Configures action on PWM0A triggered by event TEA when timer decreasing. See details in [MCPWM\\_GEN0\\_A\\_UTEZ](#). (R/W)

**MCPWM\_GEN0\_A\_DTEB** Configures action on PWM0A triggered by event TEB when timer decreasing. See details in [MCPWM\\_GEN0\\_A\\_UTEZ](#). (R/W)

**MCPWM\_GEN0\_A\_DTEZ** Configures action on PWM0A triggered by event TEZ when timer decreasing. See details in [MCPWM\\_GEN0\\_A\\_UTEZ](#). (R/W)

**MCPWM\_GEN0\_A\_DT0** Configures action on PWM0A triggered by event\_t0 when timer decreasing. See details in [MCPWM\\_GEN0\\_A\\_UTEZ](#). (R/W)

**MCPWM\_GEN0\_A\_DT1** Configures action on PWM0A triggered by event\_t1 when timer decreasing. See details in [MCPWM\\_GEN0\\_A\\_UTEZ](#). (R/W)

## Register 34.22. MCPWM\_GEN0\_B\_REG (0x0054)

(reserved)								MCPWM_GEN0_B_DT1 MCPWM_GEN0_B_DT0 MCPWM_GEN0_B_DTEB MCPWM_GEN0_B_DTEA MCPWM_GEN0_B_DTEP MCPWM_GEN0_B_DTEZ MCPWM_GEN0_B_UT1 MCPWM_GEN0_B_UT0 MCPWM_GEN0_B_UTEA MCPWM_GEN0_B_UTEB MCPWM_GEN0_B_UTEA MCPWM_GEN0_B_UTEZ																									
31							24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

**MCPWM\_GEN0\_B\_UTEZ** Configures action on PWM0B triggered by event TEZ when timer increasing.

0: No change

1: Low.

2: High.

3: Toggle

(R/W)

**MCPWM\_GEN0\_B\_UTEA** Configures action on PWM0B triggered by event TEA when timer increasing. See details in [MCPWM\\_GEN0\\_B\\_UTEZ](#). (R/W)

**MCPWM\_GEN0\_B\_UTEB** Configures action on PWM0B triggered by event TEB when timer increasing. See details in [MCPWM\\_GEN0\\_B\\_UTEZ](#). (R/W)

**MCPWM\_GEN0\_B\_UT0** Configures action on PWM0B triggered by event\_t0 when timer increasing. See details in [MCPWM\\_GEN0\\_B\\_UTEZ](#). (R/W)

**MCPWM\_GEN0\_B\_UT1** Configures action on PWM0B triggered by event\_t1 when timer increasing. See details in [MCPWM\\_GEN0\\_B\\_UTEZ](#). (R/W)

**MCPWM\_GEN0\_B\_DTEZ** Configures action on PWM0B triggered by event TEZ when timer decreasing. See details in [MCPWM\\_GEN0\\_B\\_UTEZ](#). (R/W)


**MCPWM\_GEN0\_B\_DTEA** Configures action on PWM0B triggered by event TEA when timer decreasing. See details in [MCPWM\\_GEN0\\_B\\_UTEZ](#). (R/W)

**MCPWM\_GEN0\_B\_DTEB** Configures action on PWM0B triggered by event TEB when timer decreasing. See details in [MCPWM\\_GEN0\\_B\\_UTEZ](#). (R/W)


**MCPWM\_GEN0\_B\_DT0** Configures action on PWM0B triggered by event\_t0 when timer decreasing. See details in [MCPWM\\_GEN0\\_B\\_UTEZ](#). (R/W)

**MCPWM\_GEN0\_B\_DT1** Configures action on PWM0B triggered by event\_t1 when timer decreasing. See details in [MCPWM\\_GEN0\\_B\\_UTEZ](#). (R/W)



**Register 34.24. MCPWM\_DT0\_FED\_CFG\_REG (0x005C)**

**MCPWM\_DT0\_FED** Shadow register for FED. (R/W)

**Register 34.25. MCPWM\_DT0\_RED\_CFG\_REG (0x0060)**

**MCPWM\_DT0\_RED** Shadow register for RED. (R/W)



## Register 34.26. MCPWM\_CARRIER0\_CFG\_REG (0x0064)

(reserved)														MCPWM_CARRIER0_IN_INVERT		MCPWM_CARRIER0_OUT_INVERT		MCPWM_CARRIER0_OSHTWTH		MCPWM_CARRIER0_DUTY		MCPWM_CARRIER0_PRESCALE		MCPWM_CARRIER0_EN				
31																13	12	11			8	7		5	4		1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
																Reset												

**MCPWM\_CARRIER0\_EN** Configures whether or not to enable carrier0.

0: Bypass

1: Enable

(R/W)

**MCPWM\_CARRIER0\_PRESCALE** Configures the prescale value of PWM carrier0 clock (PC\_CLK), so that period of PC\_CLK = period of PWM\_CLK \* (PWM\_CARRIER0\_PRESCALE + 1). (R/W)

**MCPWM\_CARRIER0\_DUTY** Configures carrier duty selection. Duty = PWM\_CARRIER0\_DUTY/8. (R/W)

**MCPWM\_CARRIER0\_OSHTWTH** Configures width of the first pulse in number of periods of the carrier. (R/W)

**MCPWM\_CARRIER0\_OUT\_INVERT** Configures whether or not to invert the output of PWM0A and PWM0B for this submodule.

0: No effect

1: Invert

(R/W)

**MCPWM\_CARRIER0\_IN\_INVERT** Configures whether or not to invert the input of PWM0A and PWM0B for this submodule.

0: No effect

1: Invert

(R/W)



**Register 34.27. MCPWM\_FH0\_CFG0\_REG (0x0068)**

Continued from the previous page...

**MCPWM\_FH0\_A\_OST\_D** Configures one-shot mode action on PWM0A when fault event occurs and timer is decreasing. See details in [MCPWM\\_FH0\\_A\\_CBC\\_D](#). (R/W)

**MCPWM\_FH0\_A\_OST\_U** Configures one-shot mode action on PWM0A when fault event occurs and timer is increasing. See details in [MCPWM\\_FH0\\_A\\_CBC\\_D](#). (R/W)

**MCPWM\_FH0\_B\_CBC\_D** Configures cycle-by-cycle mode action on PWM0B when fault event occurs and timer is decreasing. See details in [MCPWM\\_FH0\\_A\\_CBC\\_D](#). (R/W)


**MCPWM\_FH0\_B\_CBC\_U** Configures cycle-by-cycle mode action on PWM0B when fault event occurs and timer is increasing. See details in [MCPWM\\_FH0\\_A\\_CBC\\_D](#). (R/W)

**MCPWM\_FH0\_B\_OST\_D** Configures one-shot mode action on PWM0B when fault event occurs and timer is decreasing. See details in [MCPWM\\_FH0\\_A\\_CBC\\_D](#). (R/W)

**MCPWM\_FH0\_B\_OST\_U** Configures one-shot mode action on PWM0B when fault event occurs and timer is increasing. See details in [MCPWM\\_FH0\\_A\\_CBC\\_D](#). (R/W)



Register 34.30. MCPWM\_GEN1\_STMP\_CFG\_REG (0x0074)



**MCPWM\_GEN1\_A\_UPMETHOD** Configures update method for PWM generator 1 time stamp A's active register.

When all bits are set to 0: immediately. When bit0 is set to 1: TEZ.

When bit1 is set to 1: TEP

When bit2 is set to 1: sync

When bit3 is set to 1: disable the update

(R/W)

**MCPWM\_GEN1\_B\_UPMETHOD** Configures update method for PWM generator 1 time stamp B's active register. See details in [MCPWM\\_GEN1\\_A\\_UPMETHOD](#). (R/W)

**MCPWM\_GEN1\_A\_SHDW\_FULL** Set and reset by hardware.

0: A's active reg has been updated with shadow register latest value.

1: PWM generator 1 time stamp A's shadow reg is filled and waiting to be transferred to A's active reg.

(R/SC/WTC)


**MCPWM\_GEN1\_B\_SHDW\_FULL** Set and reset by hardware.

0: B's active reg has been updated with shadow register latest value.

1: PWM generator 1 time stamp B's shadow reg is filled and waiting to be transferred to B's active reg.

(R/SC/WTC)

Register 34.31. MCPWM\_GEN1\_TSTMP\_A\_REG (0x0078)



**MCPWM\_GEN1\_A** Shadow register for PWM generator 1 time stamp A. (R/W)

**Register 34.32. MCPWM\_GEN1\_TSTMP\_B\_REG (0x007C)**

(reserved)															MCPWM_GEN1_B																	
31															16	15														0		
0																0																Reset

**MCPWM\_GEN1\_B** Shadow register for PWM generator 1 time stamp B. (R/W)

**Register 34.33. MCPWM\_GEN1\_CFG0\_REG (0x0080)**

(reserved)																		MCPWM_GEN1_T1_SEL										MCPWM_GEN1_T0_SEL				MCPWM_GEN1_CFG_UPMETHOD			
31																		10	9			7	6			4	3			0					
0																		0		0		0		0		0		0		Reset					

**MCPWM\_GEN1\_CFG\_UPMETHOD** Configures update method for PWM generator 1's active register of configuration.

When all bits are set to 0: immediately

When bit0 is set to 1: TEZ

When bit1 is set to 1: sync

When bit3 is set to 1: disable the update

(R/W)

**MCPWM\_GEN1\_T0\_SEL** Configures source selection for PWM generator 1 event\_t0, take effect immediately.

0: fault\_event0

1: fault\_event1.

2: fault\_event2


3: sync\_taken

4: None

(R/W)

**MCPWM\_GEN1\_T1\_SEL** Configures source selection for PWM generator 1 event\_t1, take effect immediately. See details in [MCPWM\\_GEN1\\_T0\\_SEL](#). (R/W)

**Register 34.34. MCPWM\_GEN1\_FORCE\_REG (0x0084)**



**MCPWM\_GEN1\_CNTUFORCE\_UPMETHOD** Configures updating method for continuous software force of PWM generator 1.

When all bits are set to 0: immediately

When bit0 is set to 1: TEZ

When bit1 is set to 1: TEP

When bit2 is set to 1: TEA

When bit3 is set to 1: TEB

When bit4 is set to 1: sync

When bit5 is set to 1: disable update

TEA/B here and below means an event generated when the timer's value equals to that of register A/B.

(R/W)

**MCPWM\_GEN1\_A\_CNTUFORCE\_MODE** Continuous software force mode for PWM1A.

0: Disabled

1: Low

2: High

3: Disabled

(R/W)

**MCPWM\_GEN1\_B\_CNTUFORCE\_MODE** Configures continuous software force mode for PWM1B.

See details in [MCPWM\\_GEN1\\_A\\_CNTUFORCE\\_MODE](#). (R/W)

**MCPWM\_GEN1\_A\_NCIFORCE** Configures whether or not to trigger a non-continuous immediate software-force event for PWM1A

0: No effect

1: Trigger a force event

(R/W)

**MCPWM\_GEN1\_A\_NCIFORCE\_MODE** Configures non-continuous immediate software force mode for PWM1A.

0: Disabled

1: Low

2: High

3: Disabled

(R/W)

Continued on the next page...

**Register 34.34. MCPWM\_GEN1\_FORCE\_REG (0x0084)**

Continued from the previous page...

**MCPWM\_GEN1\_B\_NCIFORCE** Configures whether or not to trigger a non-continuous immediate software-force event for PWM1B.

0: No effect

1: Trigger a force event

(R/W)

**MCPWM\_GEN1\_B\_NCIFORCE\_MODE** Configures non-continuous immediate software force mode for PWM1B. See details in [MCPWM\\_GEN1\\_A\\_NCIFORCE\\_MODE](#). (R/W)



**Register 34.35. MCPWM\_GEN1\_A\_REG (0x0088)**

(reserved)								MCPWM_GEN1_A_DT1	MCPWM_GEN1_A_DT0	MCPWM_GEN1_A_DTEB	MCPWM_GEN1_A_DTEA	MCPWM_GEN1_A_DTEP	MCPWM_GEN1_A_DTEZ	MCPWM_GEN1_A_UT1	MCPWM_GEN1_A_UT0	MCPWM_GEN1_A_UTEA	MCPWM_GEN1_A_UTEB	MCPWM_GEN1_A_UTEA	MCPWM_GEN1_A_UTEZ							
31	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reset
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**MCPWM\_GEN1\_A\_UTEZ** Configures action on PWM1A triggered by event TEZ when timer increasing.

0: No change

1: Low

2: High

3: Toggle

(R/W)

**MCPWM\_GEN1\_A\_UTEA** Configures action on PWM1A triggered by event TEA when timer increasing. See details in [MCPWM\\_GEN1\\_A\\_UTEZ](#). (R/W)

**MCPWM\_GEN1\_A\_UTEB** Configures action on PWM1A triggered by event TEB when timer increasing. See details in [MCPWM\\_GEN1\\_A\\_UTEZ](#). (R/W)

**MCPWM\_GEN1\_A\_UT0** Configures action on PWM1A triggered by event\_t0 when timer increasing. See details in [MCPWM\\_GEN1\\_A\\_UTEZ](#). (R/W)

**MCPWM\_GEN1\_A\_UT1** Configures action on PWM1A triggered by event\_t1 when timer increasing. See details in [MCPWM\\_GEN1\\_A\\_UTEZ](#). (R/W)

**MCPWM\_GEN1\_A\_DTEZ** Configures action on PWM1A triggered by event TEZ when timer decreasing. See details in [MCPWM\\_GEN1\\_A\\_UTEZ](#). (R/W)

**MCPWM\_GEN1\_A\_DTEA** Configures action on PWM1A triggered by event TEA when timer decreasing. See details in [MCPWM\\_GEN1\\_A\\_UTEZ](#). (R/W)

**MCPWM\_GEN1\_A\_DTEB** Configures action on PWM1A triggered by event TEB when timer decreasing. See details in [MCPWM\\_GEN1\\_A\\_UTEZ](#). (R/W)

**MCPWM\_GEN1\_A\_DT0** Configures action on PWM1A triggered by event\_t0 when timer decreasing. See details in [MCPWM\\_GEN1\\_A\\_UTEZ](#). (R/W)

**MCPWM\_GEN1\_A\_DT1** Configures action on PWM1A triggered by event\_t1 when timer decreasing. See details in [MCPWM\\_GEN1\\_A\\_UTEZ](#). (R/W)

## Register 34.36. MCPWM\_GEN1\_B\_REG (0x008C)

(reserved)								MCPWM_GEN1_B_DT1 MCPWM_GEN1_B_DT0 MCPWM_GEN1_B_DTEB MCPWM_GEN1_B_DTEA MCPWM_GEN1_B_DTEP MCPWM_GEN1_B_DTEZ MCPWM_GEN1_B_UT1 MCPWM_GEN1_B_UT0 MCPWM_GEN1_B_UTEB MCPWM_GEN1_B_UTEA MCPWM_GEN1_B_UTEZ																		
31	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reset
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**MCPWM\_GEN1\_B\_UTEZ** Configures the action on PWM1B triggered by event TEZ when timer increasing.

0: No change

1: Low

2: High

3: Toggle

(R/W)

**MCPWM\_GEN1\_B\_UTEP** Configures action on PWM1B triggered by event TEP when timer increasing. See details in [MCPWM\\_GEN1\\_B\\_UTEZ](#). (R/W)

**MCPWM\_GEN1\_B\_UTEA** Configures action on PWM1B triggered by event TEA when timer increasing. See details in [MCPWM\\_GEN1\\_B\\_UTEZ](#). (R/W)

**MCPWM\_GEN1\_B\_UTEB** Configures action on PWM1B triggered by event TEB when timer increasing. See details in [MCPWM\\_GEN1\\_B\\_UTEZ](#). (R/W)

**MCPWM\_GEN1\_B\_UT0** Configures action on PWM1B triggered by event\_t0 when timer increasing. See details in [MCPWM\\_GEN1\\_B\\_UTEZ](#). (R/W)

**MCPWM\_GEN1\_B\_UT1** Configures action on PWM1B triggered by event\_t1 when timer increasing. See details in [MCPWM\\_GEN1\\_B\\_UTEZ](#). (R/W)

**MCPWM\_GEN1\_B\_DTEZ** Configures action on PWM1B triggered by event TEZ when timer decreasing. See details in [MCPWM\\_GEN1\\_B\\_UTEZ](#). (R/W)

**MCPWM\_GEN1\_B\_DTEP** Configures action on PWM1B triggered by event TEP when timer decreasing. See details in [MCPWM\\_GEN1\\_B\\_UTEZ](#). (R/W)

**MCPWM\_GEN1\_B\_DTEA** Configures action on PWM1B triggered by event TEA when timer decreasing. See details in [MCPWM\\_GEN1\\_B\\_UTEZ](#). (R/W)

**MCPWM\_GEN1\_B\_DTEB** Configures action on PWM1B triggered by event TEB when timer decreasing. See details in [MCPWM\\_GEN1\\_B\\_UTEZ](#). (R/W)

**MCPWM\_GEN1\_B\_DT0** Configures action on PWM1B triggered by event\_t0 when timer decreasing. See details in [MCPWM\\_GEN1\\_B\\_UTEZ](#). (R/W)

**MCPWM\_GEN1\_B\_DT1** Configures action on PWM1B triggered by event\_t1 when timer decreasing. See details in [MCPWM\\_GEN1\\_B\\_UTEZ](#). (R/W)

## Register 34.37. MCPWM\_DT1\_CFG\_REG (0x0090)

(reserved)																		MCPWM_DT1_CLK_SEL	MCPWM_DT1_B_OUTBYPASS	MCPWM_DT1_A_OUTBYPASS	MCPWM_DT1_FED_OUTINVERT	MCPWM_DT1_RED_OUTINVERT	MCPWM_DT1_FED_INSEL	MCPWM_DT1_RED_INSEL	MCPWM_DT1_B_OUTSWAP	MCPWM_DT1_A_OUTSWAP	MCPWM_DT1_DEB_MODE	MCPWM_DT1_RED_UPMETHOD	MCPWM_DT1_FED_UPMETHOD			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset

**MCPWM\_DT1\_FED\_UPMETHOD** Configures update method for FED (falling edge delays) active register.

0: immediate.

When bit0 is set to 1: TEZ

When bit1 is set to 1: TEP

When bit2 is set to 1: sync

When bit3 is set to 1: disable the update

(R/W)

**MCPWM\_DT1\_RED\_UPMETHOD** Configures update method for RED (rising edge delay) active register. See details in [MCPWM\\_DT1\\_FED\\_UPMETHOD](#). (R/W)

**MCPWM\_DT1\_DEB\_MODE** S8 in table 34-5, dual-edge B mode.

0: fed/red take effect on different path separately

1: fed/red take effect on B path, A out is in bypass or dulpB mode

(R/W)

**MCPWM\_DT1\_A\_OUTSWAP** S6 in table 34-5. (R/W)

**MCPWM\_DT1\_B\_OUTSWAP** S7 in table 34-5. (R/W)

**MCPWM\_DT1\_RED\_INSEL** S4 in table 34-5. (R/W)

**MCPWM\_DT1\_FED\_INSEL** S5 in table 34-5. (R/W)

**MCPWM\_DT1\_RED\_OUTINVERT** S2 in table 34-5. (R/W)

**MCPWM\_DT1\_FED\_OUTINVERT** S3 in table 34-5. (R/W)

**MCPWM\_DT1\_A\_OUTBYPASS** S1 in table 34-5. (R/W)


**MCPWM\_DT1\_B\_OUTBYPASS** S0 in table 34-5. (R/W)

**MCPWM\_DT1\_CLK\_SEL** Configures the dead time generator 1 clock selection.


0: PWM\_CLK.

1: PT\_CLK.

(R/W)

**Register 34.38. MCPWM\_DT1\_FED\_CFG\_REG (0x0094)**

**MCPWM\_DT1\_FED** Shadow register for FED. (R/W)

**Register 34.39. MCPWM\_DT1\_RED\_CFG\_REG (0x0098)**

**MCPWM\_DT1\_RED** Shadow register for RED. (R/W)

## Register 34.40. MCPWM\_CARRIER1\_CFG\_REG (0x009C)

(reserved)														MCPWM_CARRIER1_IN_INVERT		MCPWM_CARRIER1_OUT_INVERT		MCPWM_CARRIER1_OSHTWTH		MCPWM_CARRIER1_DUTY		MCPWM_CARRIER1_PRESCALE		MCPWM_CARRIER1_EN						
31															14	13	12	11			8	7			5	4			1	0
0 0														0	0	0		0	0		0	0		0	0	Reset				

**MCPWM\_CARRIER1\_EN** Configures whether or not to enable carrier1 function.

0: Bypass carrier1

1: Enable carrier1 function

(R/W)

**MCPWM\_CARRIER1\_PRESCALE** Configures the PWM carrier1 clock (PC\_CLK) prescale value. Period of PC\_CLK = period of PWM\_CLK \* (PWM\_CARRIER0\_PRESCALE + 1). (R/W)

**MCPWM\_CARRIER1\_DUTY** Configures carrier duty selection. Duty = PWM\_CARRIER0\_DUTY/8. (R/W)

**MCPWM\_CARRIER1\_OSHTWTH** Configures width of the first pulse in number of periods of the carrier. (R/W)

**MCPWM\_CARRIER1\_OUT\_INVERT** Configures whether or not to invert the output of PWM1A and PWM1B for this submodule.

0: No effect

1: Invert

(R/W)

**MCPWM\_CARRIER1\_IN\_INVERT** Configures whether or not to invert the input of PWM1A and PWM1B for this submodule.

0: No effect

1: Invert

(R/W)



**Register 34.41. MCPWM\_FH1\_CFG0\_REG (0x00A0)**

Continued from the previous page...

**MCPWM\_FH1\_A\_OST\_D** Configures one-shot mode action on PWM1A when fault event occurs and timer is decreasing. See details in [MCPWM\\_FH1\\_F2\\_CBC](#). (R/W)

**MCPWM\_FH1\_A\_OST\_U** Configures one-shot mode action on PWM1A when fault event occurs and timer is increasing. See details in [MCPWM\\_FH1\\_F2\\_CBC](#). (R/W)

**MCPWM\_FH1\_B\_CBC\_D** Configures cycle-by-cycle mode action on PWM1B when fault event occurs and timer is decreasing. See details in [MCPWM\\_FH1\\_F2\\_CBC](#). (R/W)

**MCPWM\_FH1\_B\_CBC\_U** Configures cycle-by-cycle mode action on PWM1B when fault event occurs and timer is increasing. See details in [MCPWM\\_FH1\\_F2\\_CBC](#). (R/W)


**MCPWM\_FH1\_B\_OST\_D** Configures one-shot mode action on PWM1B when fault event occurs and timer is decreasing. See details in [MCPWM\\_FH1\\_F2\\_CBC](#). (R/W)

**MCPWM\_FH1\_B\_OST\_U** Configures one-shot mode action on PWM1B when fault event occurs and timer is increasing. See details in [MCPWM\\_FH1\\_F2\\_CBC](#). (R/W)





**Register 34.44. MCPWM\_GEN2\_STMP\_CFG\_REG (0x00AC)**




**MCPWM\_GEN2\_A\_UPMETHOD** Configures update method for PWM generator 2 time stamp A's active register.  
 When all bits are set to 0: immediately.  
 When bit0 is set to 1: TEZ  
 When bit1 is set to 1: TEP  
 When bit2 is set to 1: sync  
 When bit3 is set to 1: disable the update  
 (R/W)

**MCPWM\_GEN2\_B\_UPMETHOD** Configures update method for PWM generator 2 time stamp B's active register. See details in [MCPWM\\_GEN2\\_A\\_UPMETHOD](#). (R/W)

**MCPWM\_GEN2\_A\_SHDW\_FULL** Set and reset by hardware.  
 0: A's active reg has been updated with shadow register latest value.  
 1: PWM generator 2 time stamp A's shadow reg is filled and waiting to be transferred to A's active reg.  
 (R/SC/WTC)

**MCPWM\_GEN2\_B\_SHDW\_FULL** Set and reset by hardware.  
 0: B's active reg has been updated with shadow register latest value.  
 1: PWM generator 2 time stamp B's shadow reg is filled and waiting to be transferred to B's active reg.  
 (R/SC/WTC)

**Register 34.45. MCPWM\_GEN2\_TSTMP\_A\_REG (0x00B0)**



**MCPWM\_GEN2\_A** Shadow register for PWM generator 2 time stamp A. (R/W)

**Register 34.46. MCPWM\_GEN2\_TSTMP\_B\_REG (0x00B4)**

(reserved)															MCPWM_GEN2_B																
31															16	15															0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															0																Reset

**MCPWM\_GEN2\_B** Shadow register for PWM generator 2 time stamp B. (R/W)

**Register 34.47. MCPWM\_GEN2\_CFG0\_REG (0x00B8)**

(reserved)																			MCPWM_GEN2_T1_SEL	MCPWM_GEN2_T0_SEL	MCPWM_GEN2_CFG_UPMETHOD
31											10	9	7	6	4	3				0	
0 0 0 0 0 0 0 0 0 0										0	0	0	0						Reset		

**MCPWM\_GEN2\_CFG\_UPMETHOD** Configures update method for PWM generator 2's active register.

0: Immediately

When bit0 is set to 1: TEZ

When bit1 is set to 1: sync

When bit3 is set to 1: disable the update

(R/W)

**MCPWM\_GEN2\_T0\_SEL** Source selection for PWM generator 2 event\_t0, take effect immediately.

0: fault\_event0

1: fault\_event1

2: fault\_event2

3: sync\_taken

4: None

(R/W)

**MCPWM\_GEN2\_T1\_SEL** Source selection for PWM generator 2 event\_t1, take effect immediately.

0: fault\_event0

1: fault\_event1


2: fault\_event2

3: sync\_taken

4: None

(R/W)

**Register 34.48. MCPWM\_GEN2\_FORCE\_REG (0x00BC)**



**MCPWM\_GEN2\_CNTUFORCE\_UPMETHOD** Configures updating method for continuous software force of PWM generator 2. When all bits are set to 0: Immediately.  
 When bit0 is set to 1: TEZ  
 When bit1 is set to 1: TEP  
 When bit2 is set to 1: TEA  
 When bit3 is set to 1: TEB  
 When bit4 is set to 1: Sync  
 When bit5 is set to 1: Disable update  
 TEA/B here and below means an event generated when the timer's value equals to that of register A/B.  
 (R/W)

**MCPWM\_GEN2\_A\_CNTUFORCE\_MODE** Configures continuous software force mode for PWM2A.  
 0: Disabled  
 1: Low  
 2: High  
 3: Disabled  
 (R/W)

**MCPWM\_GEN2\_B\_CNTUFORCE\_MODE** Configures continuous software force mode for PWM2B.  
 0: Disabled  
 1: Low  
 2: High  
 3: Disabled  
 (R/W)

**MCPWM\_GEN2\_A\_NCIFORCE** Configures whether or not to trigger a non-continuous immediate software-force event for PWM2A.  
 0: No effect  
 1: Trigger a force event  
 (R/W)

Continued on the next page...

**Register 34.48. MCPWM\_GEN2\_FORCE\_REG (0x00BC)**

Continued from the previous page...

**MCPWM\_GEN2\_A\_NCIFORCE\_MODE** Configures non-continuous immediate software force mode for PWM2A.

0: Disabled

1: Low

2: High

3: Disabled

(R/W)

**MCPWM\_GEN2\_B\_NCIFORCE** Configures whether or not to trigger a non-continuous immediate software-force event for PWM2B.

0: No effect

1: Trigger a force event

(R/W)

**MCPWM\_GEN2\_B\_NCIFORCE\_MODE** Configures non-continuous immediate software force mode for PWM2B. See details in [MCPWM\\_GEN2\\_A\\_NCIFORCE\\_MODE](#). (R/W)

## Register 34.49. MCPWM\_GEN2\_A\_REG (0x00C0)

(reserved)								MCPWM_GEN2_A_DT1		MCPWM_GEN2_A_DT0		MCPWM_GEN2_A_DTEB		MCPWM_GEN2_A_DTEA		MCPWM_GEN2_A_DTEP		MCPWM_GEN2_A_DTEZ		MCPWM_GEN2_A_UT1		MCPWM_GEN2_A_UT0		MCPWM_GEN2_A_UTEA		MCPWM_GEN2_A_UTEB		MCPWM_GEN2_A_UTEA		MCPWM_GEN2_A_UTEA		MCPWM_GEN2_A_UTEZ			
31								24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

**MCPWM\_GEN2\_A\_UTEZ** Action on PWM2A triggered by event TEZ when timer increasing.

0: No change

1: Low.

2: High.

3: Toggle

(R/W)

**MCPWM\_GEN2\_A\_UTEA** Action on PWM2A triggered by event TEA when timer increasing. (R/W)

**MCPWM\_GEN2\_A\_UTEA** Action on PWM2A triggered by event TEA when timer increasing. (R/W)

**MCPWM\_GEN2\_A\_UTEA** Action on PWM2A triggered by event TEA when timer increasing. (R/W)

**MCPWM\_GEN2\_A\_UTEA** Action on PWM2A triggered by event TEA when timer increasing. (R/W)

**MCPWM\_GEN2\_A\_UTEA** Action on PWM2A triggered by event TEA when timer increasing. (R/W)

**MCPWM\_GEN2\_A\_UTEA** Action on PWM2A triggered by event TEA when timer increasing. (R/W)

**MCPWM\_GEN2\_A\_UTEA** Action on PWM2A triggered by event TEA when timer increasing. (R/W)

**MCPWM\_GEN2\_A\_UTEA** Action on PWM2A triggered by event TEA when timer increasing. (R/W)

**MCPWM\_GEN2\_A\_UTEA** Action on PWM2A triggered by event TEA when timer increasing. (R/W)

**MCPWM\_GEN2\_A\_UTEA** Action on PWM2A triggered by event TEA when timer increasing. (R/W)

**MCPWM\_GEN2\_A\_UTEA** Action on PWM2A triggered by event TEA when timer increasing. (R/W)

## Register 34.50. MCPWM\_GEN2\_B\_REG (0x00C4)

(reserved)								MCPWM_GEN2_B_DT1		MCPWM_GEN2_B_DT0		MCPWM_GEN2_B_DTEB		MCPWM_GEN2_B_DTEA		MCPWM_GEN2_B_DTEP		MCPWM_GEN2_B_DTEZ		MCPWM_GEN2_B_UT1		MCPWM_GEN2_B_UT0		MCPWM_GEN2_B_UTEA		MCPWM_GEN2_B_UTEA		MCPWM_GEN2_B_UTEZ					
31							24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset

**MCPWM\_GEN2\_B\_UTEZ** Action on PWM2B triggered by event TEZ when timer increasing.

0: No change

1: Low

2: High

3: Toggle

(R/W)

**MCPWM\_GEN2\_B\_UTEA** Action on PWM2B triggered by event TEA when timer increasing. (R/W)

**MCPWM\_GEN2\_B\_UTEA** Action on PWM2B triggered by event TEA when timer increasing. (R/W)

**MCPWM\_GEN2\_B\_UTEA** Action on PWM2B triggered by event TEA when timer increasing. (R/W)

**MCPWM\_GEN2\_B\_UTEA** Action on PWM2B triggered by event TEA when timer increasing. (R/W)

**MCPWM\_GEN2\_B\_UTEA** Action on PWM2B triggered by event TEA when timer increasing. (R/W)

**MCPWM\_GEN2\_B\_UTEA** Action on PWM2B triggered by event TEA when timer increasing. (R/W)

**MCPWM\_GEN2\_B\_UTEA** Action on PWM2B triggered by event TEA when timer increasing. (R/W)

**MCPWM\_GEN2\_B\_UTEA** Action on PWM2B triggered by event TEA when timer increasing. (R/W)


**MCPWM\_GEN2\_B\_UTEA** Action on PWM2B triggered by event TEA when timer increasing. (R/W)

**MCPWM\_GEN2\_B\_UTEA** Action on PWM2B triggered by event TEA when timer increasing. (R/W)

**MCPWM\_GEN2\_B\_UTEA** Action on PWM2B triggered by event TEA when timer increasing. (R/W)




## Register 34.52. MCPWM\_DT2\_FED\_CFG\_REG (0x00CC)



**MCPWM\_DT2\_FED** Shadow register for FED. (R/W)

## Register 34.53. MCPWM\_DT2\_RED\_CFG\_REG (0x00D0)



**MCPWM\_DT2\_RED** Shadow register for RED. (R/W)



## Register 34.54. MCPWM\_CARRIER2\_CFG\_REG (0x00D4)

(reserved)														MCPWM_CARRIER2_IN_INVERT		MCPWM_CARRIER2_OUT_INVERT		MCPWM_CARRIER2_OSHTWTH		MCPWM_CARRIER2_DUTY		MCPWM_CARRIER2_PRESCALE		MCPWM_CARRIER2_EN					
31														14	13	12	11			8	7			5	4			1	0
0 0 0 0 0 0 0 0 0 0 0 0 0 0														0	0	0		0	0	0		0	0	0		0	0	Reset	

**MCPWM\_CARRIER2\_EN** Configures whether or not to enable the carrier2 function.

0: Bypass carrier2

1: Enable

(R/W)

**MCPWM\_CARRIER2\_PRESCALE** Configures the PWM carrier2 clock (PC\_CLK) prescale value. Period of PC\_CLK = period of PWM\_CLK \* (PWM\_CARRIER0\_PRESCALE + 1). (R/W)

**MCPWM\_CARRIER2\_DUTY** Configures the carrier duty selection. Duty = PWM\_CARRIER0\_DUTY/8. (R/W)

**MCPWM\_CARRIER2\_OSHTWTH** Configures the width of the first pulse in number of periods of the carrier. (R/W)

**MCPWM\_CARRIER2\_OUT\_INVERT** Configures whether or not to invert the output of PWM2A and PWM2B for this submodule.

0: No effect

1: Invert

(R/W)

**MCPWM\_CARRIER2\_IN\_INVERT** Configures whether or not to invert the input of PWM2A and PWM2B for this submodule.

0: No effect

1: Invert

(R/W)

Register 34.55. MCPWM\_FH2\_CFG0\_REG (0x00D8)

(reserved)		MCPWM_FH2_B_OST_U	MCPWM_FH2_B_OST_D	MCPWM_FH2_B_CBC_U	MCPWM_FH2_B_CBC_D	MCPWM_FH2_A_OST_U	MCPWM_FH2_A_OST_D	MCPWM_FH2_A_CBC_U	MCPWM_FH2_A_CBC_D	MCPWM_FH2_F0_OST	MCPWM_FH2_F1_OST	MCPWM_FH2_F2_OST	MCPWM_FH2_SW_OST	MCPWM_FH2_F0_CBC	MCPWM_FH2_F1_CBC	MCPWM_FH2_F2_CBC	MCPWM_FH2_SW_CBC									
31	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset

**MCPWM\_FH2\_SW\_CBC** Configures whether or not to enable software force cycle-by-cycle mode action.

0: Disable

1: Enable

(R/W)

**MCPWM\_FH2\_F2\_CBC** Configures whether or not fault\_event2 will trigger cycle-by-cycle mode action.

0: No effect

1: Trigger

(R/W)

**MCPWM\_FH2\_F1\_CBC** Configures whether or not fault\_event1 will trigger cycle-by-cycle mode action.

0: No effect

1: Trigger

(R/W)

**MCPWM\_FH2\_F0\_CBC** Configures whether or not fault\_event0 will trigger cycle-by-cycle mode action.

0: No effect

1: Trigger

(R/W)

**MCPWM\_FH2\_SW\_OST** Configures whether or not to enable software force one-shot mode action.

0: Disable

1: Enable

(R/W)

**MCPWM\_FH2\_F2\_OST** Configures whether or not fault\_event2 will trigger one-shot mode action.

0: No effect

1: Trigger

(R/W) (R/W)

**MCPWM\_FH2\_F1\_OST** Configures whether or not fault\_event1 will trigger one-shot mode action.

0: No effect

1: Trigger

(R/W) (R/W)

Continued on the next page...

**Register 34.55. MCPWM\_FH2\_CFG0\_REG (0x00D8)**

Continued from the previous page...

**MCPWM\_FH2\_F0\_OST** Configures whether or not fault\_event0 will trigger one-shot mode action.

0: No effect

1: Trigger

(R/W) (R/W)

**MCPWM\_FH2\_A\_CBC\_D** Configures cycle-by-cycle mode action on PWM2A when fault event occurs and timer is decreasing.

0: Do nothing.

1: Force low.

2: Force high.

3: Toggle

(R/W)

**MCPWM\_FH2\_A\_CBC\_U** Configures cycle-by-cycle mode action on PWM2A when fault event occurs and the timer is increasing. See details in [MCPWM\\_FH2\\_A\\_CBC\\_D](#). (R/W)

**MCPWM\_FH2\_A\_OST\_D** Configures one-shot mode action on PWM2A when fault event occurs and timer is decreasing. See details in [MCPWM\\_FH2\\_A\\_CBC\\_D](#). (R/W)

**MCPWM\_FH2\_A\_OST\_U** Configures one-shot mode action on PWM2A when fault event occurs and timer is increasing. See details in [MCPWM\\_FH2\\_A\\_CBC\\_D](#). (R/W)

**MCPWM\_FH2\_B\_CBC\_D** Configures cycle-by-cycle mode action on PWM2B when fault event occurs and timer is decreasing. See details in [MCPWM\\_FH2\\_A\\_CBC\\_D](#). (R/W)


**MCPWM\_FH2\_B\_CBC\_U** Configures cycle-by-cycle mode action on PWM2B when fault event occurs and timer is increasing. See details in [MCPWM\\_FH2\\_A\\_CBC\\_D](#). (R/W)

**MCPWM\_FH2\_B\_OST\_D** Configures one-shot mode action on PWM2B when fault event occurs and timer is decreasing. See details in [MCPWM\\_FH2\\_A\\_CBC\\_D](#). (R/W)

**MCPWM\_FH2\_B\_OST\_U** Configures one-shot mode action on PWM2B when fault event occurs and timer is increasing. See details in [MCPWM\\_FH2\\_A\\_CBC\\_D](#). (R/W)



**Register 34.58. MCPWM\_FAULT\_DETECT\_REG (0x00E4)**



**MCPWM\_F0\_EN** Configures whether or not to enable fault\_event0 generation.

- 0: No effect
  - 1: Enable
- (R/W)

**MCPWM\_F1\_EN** Configures whether or not to enable fault\_event1 generation.

- 0: No effect
  - 1: Enable
- (R/W)

**MCPWM\_F2\_EN** Configures whether or not to enable fault\_event2 generation.

- 0: No effect
  - 1: Enable
- (R/W)

**MCPWM\_F0\_POLE** Configures fault\_event0 trigger polarity on FAULT0 source from GPIO matrix.

- 0: Level low
  - 1: Level high
- (R/W)

**MCPWM\_F1\_POLE** Configures fault\_event1 trigger polarity on FAULT1 source from GPIO matrix.

- 0: Level low
  - 1: Level high
- (R/W)

**MCPWM\_F2\_POLE** Configures fault\_event2 trigger polarity on FAULT2 source from GPIO matrix.

- 0: Level low
  - 1: Level high
- (R/W)

**MCPWM\_EVENT\_F0** Represents set and reset by hardware. If set, fault\_event0 is on going. (RO)

**MCPWM\_EVENT\_F1** Represents set and reset by hardware. If set, fault\_event1 is on going. (RO)

**MCPWM\_EVENT\_F2** Represents set and reset by hardware. If set, fault\_event2 is on going. (RO)



**Register 34.61. MCPWM\_CAP\_CH0\_CFG\_REG (0x00F0)**

(reserved)													MCPWM_CAP0_SW MCPWM_CAP0_IN_INVERT		MCPWM_CAP0_PRESCALE			MCPWM_CAP0_MODE MCPWM_CAP0_EN				
31												13	12	11	10				3	2	1	0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													0	0	0			0	0	0	0	Reset

**MCPWM\_CAP0\_EN** Configures whether or not to enable capture on channel 0.

0: Not enable

1: Enable

(R/W)

**MCPWM\_CAP0\_MODE** Configures the edge of capture on channel 0 after prescaling.

When bit0 is set to 1: enable capture on the falling edge.

When bit1 is set to 1: enable capture on the rising edge.

(R/W)

**MCPWM\_CAP0\_PRESCALE** Configures the prescale value on the rising edge of CAP0. Prescale value = PWM\_CAP0\_PRESCALE + 1. (R/W)

**MCPWM\_CAP0\_IN\_INVERT** Configures whether or not to invert the CAP0 from GPIO matrix before prescale.

0: No effect

1: Invert

(R/W)

**MCPWM\_CAP0\_SW** Configures whether or not to trigger a software forced capture on channel 0.

0: Not trigger

1: Trigger

(WT)

## Register 34.62. MCPWM\_CAP\_CH1\_CFG\_REG (0x00F4)

(reserved)													MCPWM_CAP1_SW MCPWM_CAP1_IN_INVERT		MCPWM_CAP1_PRESCALE			MCPWM_CAP1_MODE MCPWM_CAP1_EN								
31															13	12	11	10				3	2	1	0	Reset
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													0 0		0			0 0		0						

**MCPWM\_CAP1\_EN** Configures whether or not to enable capture on channel 1.

0: Not enable

1: Enable

(R/W)

**MCPWM\_CAP1\_MODE** Configures the edge of capture on channel 1 after prescaling.

When bit0 is set to 1: enable capture on the falling edge.

When bit1 is set to 1: enable capture on the rising edge.

(R/W)

**MCPWM\_CAP1\_PRESCALE** Configures the value of prescaling on the rising edge of CAP1.

Prescale value = PWM\_CAP1\_PRESCALE + 1. (R/W)

**MCPWM\_CAP1\_IN\_INVERT** Configures whether or not to invert the CAP1 from GPIO matrix before prescale.

0: No effect

1: Invert

(R/W)

**MCPWM\_CAP1\_SW** Configures whether or not to trigger a software forced capture on channel 1.

0: Not trigger

1: Trigger

(WT)



Register 34.63. MCPWM\_CAP\_CH2\_CFG\_REG (0x00F8)

(reserved)													MCPWM_CAP2_SW		MCPWM_CAP2_IN_INVERT		MCPWM_CAP2_PRESCALE			MCPWM_CAP2_MODE		MCPWM_CAP2_EN
31												13	12	11	10	3			2	1	0	Reset
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**MCPWM\_CAP2\_EN** Configures whether or not to enable capture on channel 2.

0: Not enable

1: Enable

(R/W)

**MCPWM\_CAP2\_MODE** Configures the edge of capture on channel 2 after prescaling.

When bit0 is set to 1: enable capture on the falling edge.

When bit1 is set to 1: enable capture on the rising edge.

(R/W)

**MCPWM\_CAP2\_PRESCALE** Configures the value of prescaling on the rising edge of CAP2. Prescale value = PWM\_CAP2\_PRESCALE + 1. (R/W)

**MCPWM\_CAP2\_IN\_INVERT** Configures whether or not to invert the CAP2 from GPIO matrix before prescale.

0: No effect

1: Invert

(R/W)

**MCPWM\_CAP2\_SW** Configures whether or not to trigger a software forced capture on channel 2.

0: Not trigger

1: Trigger


(WT)

Register 34.64. MCPWM\_CAP\_CH0\_REG (0x00FC)

MCPWM_CAP0_VALUE																																
31																															0	Reset
																															0	


**MCPWM\_CAP0\_VALUE** Represents the value of the last capture on channel 0. (RO)

**Register 34.65. MCPWM\_CAP\_CH1\_REG (0x0100)**




**MCPWM\_CAP1\_VALUE** Represents the value of the last capture on channel 1. (RO)

**Register 34.66. MCPWM\_CAP\_CH2\_REG (0x0104)**



**MCPWM\_CAP2\_VALUE** Represents the value of the last capture on channel 2. (RO)

**Register 34.67. MCPWM\_CAP\_STATUS\_REG (0x0108)**



**MCPWM\_CAP0\_EDGE** Represents the edge of the last capture trigger on channel 0.

- 0: Rising edge
  - 1: Falling edge
- (RO)

**MCPWM\_CAP1\_EDGE** Represents the edge of the last capture trigger on channel 1. See details in [MCPWM\\_CAP0\\_EDGE](#). (RO)

**MCPWM\_CAP2\_EDGE** Represents the edge of the last capture trigger on channel 2. See details in [MCPWM\\_CAP0\\_EDGE](#). (RO)

## Register 34.68. MCPWM\_UPDATE\_CFG\_REG (0x010C)

(reserved)																MCPWM_OP2_FORCE_UP MCPWM_OP2_UP_EN MCPWM_OP1_FORCE_UP MCPWM_OP1_UP_EN MCPWM_OP0_FORCE_UP MCPWM_OP0_UP_EN MCPWM_GLOBAL_FORCE_UP MCPWM_GLOBAL_UP_EN										
31																8	7	6	5	4	3	2	1	0		
0																0	1	0	1	0	1	0	1	Reset		

**MCPWM\_GLOBAL\_UP\_EN** Configures whether to globally update all active registers.

0: No effect

1: Update all active registers globally

(R/W)

**MCPWM\_GLOBAL\_FORCE\_UP** Configures whether or not to trigger a forced update of all active registers globally.

0: No effect

1: Trigger a forced update

(R/W)

**MCPWM\_OP0\_UP\_EN** Configures whether or not to update active registers in PWM operator 0 when [MCPWM\\_GLOBAL\\_UP\\_EN](#) is set to 1.

0: No effect

1: Update active registers in PWM operator 0

(R/W)

**MCPWM\_OP0\_FORCE\_UP** Configures whether or not to trigger a forced update of active registers in PWM operator 0.

0: No effect

1: Trigger a forced update

(R/W)

**MCPWM\_OP1\_UP\_EN** Configures whether or not to update active registers in PWM operator 1 when [MCPWM\\_GLOBAL\\_UP\\_EN](#) is set to 1.

0: No effect

1: Update active registers in PWM operator 1

(R/W)

Continued on the next page...

**Register 34.68. MCPWM\_UPDATE\_CFG\_REG (0x010C)**

Continued from the previous page...

**MCPWM\_OP1\_FORCE\_UP** Configures whether or not to trigger a forced update of active registers in PWM operator 1.

0: No effect

1: Trigger a forced update

(R/W)

**MCPWM\_OP2\_UP\_EN** Configures whether or not to update active registers in PWM operator 2 when [MCPWM\\_GLOBAL\\_UP\\_EN](#) is set to 1.

0: No effect

1: Update active registers in PWM operator 2

(R/W)

**MCPWM\_OP2\_FORCE\_UP** Configures whether or not to trigger a forced update of active registers in PWM operator 2.

0: No effect

1: Trigger a forced update

(R/W)

Register 34.69. MCPWM\_INT\_ENA\_REG (0x0110)

(reserved)	MCPWM_CAP2_INT_ENA	MCPWM_CAP1_INT_ENA	MCPWM_CAP0_INT_ENA	MCPWM_TZ2_INT_ENA	MCPWM_TZ1_INT_ENA	MCPWM_TZ0_INT_ENA	MCPWM_TZ2_OST_INT_ENA	MCPWM_TZ1_OST_INT_ENA	MCPWM_TZ0_OST_INT_ENA	MCPWM_TZ1_CBC_INT_ENA	MCPWM_TZ0_CBC_INT_ENA	MCPWM_CMPR2_INT_ENA	MCPWM_CMPR1_INT_ENA	MCPWM_CMPR0_INT_ENA	MCPWM_TEB_INT_ENA	MCPWM_TEB_INT_ENA	MCPWM_TEB_INT_ENA	MCPWM_TEA_INT_ENA	MCPWM_TEA_INT_ENA	MCPWM_TEA_INT_ENA	MCPWM_FAULT2_INT_ENA	MCPWM_FAULT1_INT_ENA	MCPWM_FAULT0_INT_ENA	MCPWM_FAULT2_CLR_INT_ENA	MCPWM_FAULT1_CLR_INT_ENA	MCPWM_FAULT0_CLR_INT_ENA	MCPWM_TIMER2_INT_ENA	MCPWM_TIMER1_INT_ENA	MCPWM_TIMER0_INT_ENA	MCPWM_TIMER2_TEP_INT_ENA	MCPWM_TIMER1_TEP_INT_ENA	MCPWM_TIMER0_TEP_INT_ENA	MCPWM_TIMER2_TEZ_INT_ENA	MCPWM_TIMER1_TEZ_INT_ENA	MCPWM_TIMER0_TEZ_INT_ENA	MCPWM_TIMER2_STOP_INT_ENA	MCPWM_TIMER1_STOP_INT_ENA	MCPWM_TIMER0_STOP_INT_ENA				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reset										
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**MCPWM\_TIMER0\_STOP\_INT\_ENA** Enables the interrupt triggered when the timer 0 stops. (R/W)

**MCPWM\_TIMER1\_STOP\_INT\_ENA** Enables the interrupt triggered when the timer 1 stops. (R/W)

**MCPWM\_TIMER2\_STOP\_INT\_ENA** Enables the interrupt triggered when the timer 2 stops. (R/W)

**MCPWM\_TIMER0\_TEZ\_INT\_ENA** Enables the interrupt triggered by a PWM timer 0 TEZ event. (R/W)

**MCPWM\_TIMER1\_TEZ\_INT\_ENA** Enables the interrupt triggered by a PWM timer 1 TEZ event. (R/W)

**MCPWM\_TIMER2\_TEZ\_INT\_ENA** Enables the interrupt triggered by a PWM timer 2 TEZ event. (R/W)

**MCPWM\_TIMER0\_TEP\_INT\_ENA** Enables the interrupt triggered by a PWM timer 0 TEP event. (R/W)

**MCPWM\_TIMER1\_TEP\_INT\_ENA** Enables the interrupt triggered by a PWM timer 1 TEP event. (R/W)

**MCPWM\_TIMER2\_TEP\_INT\_ENA** Enables the interrupt triggered by a PWM timer 2 TEP event. (R/W)

**MCPWM\_FAULT0\_INT\_ENA** Enables the interrupt triggered when fault\_event0 starts. (R/W)

**MCPWM\_FAULT1\_INT\_ENA** Enables the interrupt triggered when fault\_event1 starts. (R/W)

**MCPWM\_FAULT2\_INT\_ENA** Enables the interrupt triggered when fault\_event2 starts. (R/W)

**MCPWM\_FAULT0\_CLR\_INT\_ENA** Enables the interrupt triggered when fault\_event0 ends. (R/W)

**MCPWM\_FAULT1\_CLR\_INT\_ENA** Enables the interrupt triggered when fault\_event1 ends. (R/W)

**MCPWM\_FAULT2\_CLR\_INT\_ENA** Enables the interrupt triggered when fault\_event2 ends. (R/W)

Continued on the next page...

**Register 34.69. MCPWM\_INT\_ENA\_REG (0x0110)**

Continued from the previous page...

**MCPWM\_CMPR0\_TEA\_INT\_ENA** Enables the interrupt triggered by a PWM operator 0 TEA event (R/W)

**MCPWM\_CMPR1\_TEA\_INT\_ENA** Enables the interrupt triggered by a PWM operator 1 TEA event (R/W)

**MCPWM\_CMPR2\_TEA\_INT\_ENA** Enables the interrupt triggered by a PWM operator 2 TEA event (R/W)

**MCPWM\_CMPR0\_TEB\_INT\_ENA** Enables the interrupt triggered by a PWM operator 0 TEB event (R/W)

**MCPWM\_CMPR1\_TEB\_INT\_ENA** Enables the interrupt triggered by a PWM operator 1 TEB event (R/W)

**MCPWM\_CMPR2\_TEB\_INT\_ENA** Enables the interrupt triggered by a PWM operator 2 TEB event (R/W)

**MCPWM\_TZ0\_CBC\_INT\_ENA** Enables the interrupt triggered by a cycle-by-cycle mode action on PWM0. (R/W)

**MCPWM\_TZ1\_CBC\_INT\_ENA** Enables the interrupt triggered by a cycle-by-cycle mode action on PWM1. (R/W)

**MCPWM\_TZ2\_CBC\_INT\_ENA** Enables the interrupt triggered by a cycle-by-cycle mode action on PWM2. (R/W)

**MCPWM\_TZ0\_OST\_INT\_ENA** Enables the interrupt triggered by a one-shot mode action on PWM0. (R/W)

**MCPWM\_TZ1\_OST\_INT\_ENA** Enables the interrupt triggered by a one-shot mode action on PWM1. (R/W)

**MCPWM\_TZ2\_OST\_INT\_ENA** Enables the interrupt triggered by a one-shot mode action on PWM2. (R/W)

**MCPWM\_CAP0\_INT\_ENA** Enables the interrupt triggered by capture on channel 0. (R/W)

**MCPWM\_CAP1\_INT\_ENA** Enables the interrupt triggered by capture on channel 1. (R/W)

**MCPWM\_CAP2\_INT\_ENA** Enables the interrupt triggered by capture on channel 2. (R/W)

Register 34.70. MCPWM\_INT\_RAW\_REG (0x0114)

(reserved)																															MCPWM_CAP2_INT_RAW	MCPWM_CAP1_INT_RAW	MCPWM_CAP0_INT_RAW	MCPWM_TZ2_OST_INT_RAW	MCPWM_TZ1_OST_INT_RAW	MCPWM_TZ2_OST_INT_RAW	MCPWM_TZ1_OST_INT_RAW	MCPWM_TZ2_CBC_INT_RAW	MCPWM_TZ1_CBC_INT_RAW	MCPWM_TZ0_CBC_INT_RAW	MCPWM_CMPR2_TEB_INT_RAW	MCPWM_CMPR1_TEB_INT_RAW	MCPWM_CMPR0_TEB_INT_RAW	MCPWM_CMPR2_TEA_INT_RAW	MCPWM_CMPR1_TEA_INT_RAW	MCPWM_CMPR0_TEA_INT_RAW	MCPWM_FAULT2_CLR_INT_RAW	MCPWM_FAULT1_CLR_INT_RAW	MCPWM_FAULT0_CLR_INT_RAW	MCPWM_FAULT0_INT_RAW	MCPWM_TIMER2_TEP_INT_RAW	MCPWM_TIMER1_TEP_INT_RAW	MCPWM_TIMER0_TEP_INT_RAW	MCPWM_TIMER2_TEZ_INT_RAW	MCPWM_TIMER1_TEZ_INT_RAW	MCPWM_TIMER0_TEZ_INT_RAW	MCPWM_TIMER2_STOP_INT_RAW	MCPWM_TIMER1_STOP_INT_RAW	MCPWM_TIMER0_STOP_INT_RAW
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																												
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0																												

Reset

**MCPWM\_TIMER0\_STOP\_INT\_RAW** Represents the raw status for the interrupt triggered when the timer 0 stops. (R/WTC/SS)

**MCPWM\_TIMER1\_STOP\_INT\_RAW** Represents the raw status for the interrupt triggered when the timer 1 stops. (R/WTC/SS)

**MCPWM\_TIMER2\_STOP\_INT\_RAW** Represents the raw status for the interrupt triggered when the timer 2 stops. (R/WTC/SS)

**MCPWM\_TIMER0\_TEZ\_INT\_RAW** Represents the raw status for the interrupt triggered by a PWM timer 0 TEZ event. (R/WTC/SS)

**MCPWM\_TIMER1\_TEZ\_INT\_RAW** Represents the raw status for the interrupt triggered by a PWM timer 1 TEZ event. (R/WTC/SS)

**MCPWM\_TIMER2\_TEZ\_INT\_RAW** Represents the raw status for the interrupt triggered by a PWM timer 2 TEZ event. (R/WTC/SS)

**MCPWM\_TIMER0\_TEP\_INT\_RAW** Represents the raw status for the interrupt triggered by a PWM timer 0 TEP event. (R/WTC/SS)

**MCPWM\_TIMER1\_TEP\_INT\_RAW** Represents the raw status for the interrupt triggered by a PWM timer 1 TEP event. (R/WTC/SS)

**MCPWM\_TIMER2\_TEP\_INT\_RAW** Represents the raw status for the interrupt triggered by a PWM timer 2 TEP event. (R/WTC/SS)

**MCPWM\_FAULT0\_INT\_RAW** Represents the raw status for the interrupt triggered when fault\_event0 starts. (R/WTC/SS)

**MCPWM\_FAULT1\_INT\_RAW** Represents the raw status for the interrupt triggered when fault\_event1 starts. (R/WTC/SS)

**MCPWM\_FAULT2\_INT\_RAW** Represents the raw status for the interrupt triggered when fault\_event2 starts. (R/WTC/SS)

**MCPWM\_FAULT0\_CLR\_INT\_RAW** Represents the raw status for the interrupt triggered when fault\_event0 ends. (R/WTC/SS)

**MCPWM\_FAULT1\_CLR\_INT\_RAW** Represents the raw status for the interrupt triggered when fault\_event1 ends. (R/WTC/SS)

Continued on the next page...

**Register 34.70. MCPWM\_INT\_RAW\_REG (0x0114)**

Continued from the previous page...

**MCPWM\_FAULT2\_CLR\_INT\_RAW** Represents the raw status for the interrupt triggered when fault\_event2 ends. (R/WTC/SS)

**MCPWM\_CMPR0\_TEA\_INT\_RAW** Represents the raw status for the interrupt triggered by a PWM operator 0 TEA event. (R/WTC/SS)

**MCPWM\_CMPR1\_TEA\_INT\_RAW** Represents the raw status for the interrupt triggered by a PWM operator 1 TEA event. (R/WTC/SS)

**MCPWM\_CMPR2\_TEA\_INT\_RAW** Represents the raw status for the interrupt triggered by a PWM operator 2 TEA event. (R/WTC/SS)

**MCPWM\_CMPR0\_TEB\_INT\_RAW** Represents the raw status for the interrupt triggered by a PWM operator 0 TEB event. (R/WTC/SS)

**MCPWM\_CMPR1\_TEB\_INT\_RAW** Represents the raw status for the interrupt triggered by a PWM operator 1 TEB event. (R/WTC/SS)

**MCPWM\_CMPR2\_TEB\_INT\_RAW** Represents the raw status for the interrupt triggered by a PWM operator 2 TEB event. (R/WTC/SS)

**MCPWM\_TZ0\_CBC\_INT\_RAW** Represents the raw status for the interrupt triggered by a cycle-by-cycle mode action on PWM0. (R/WTC/SS)

**MCPWM\_TZ1\_CBC\_INT\_RAW** Represents the raw status for the interrupt triggered by a cycle-by-cycle mode action on PWM1. (R/WTC/SS)

**MCPWM\_TZ2\_CBC\_INT\_RAW** Represents the raw status for the interrupt triggered by a cycle-by-cycle mode action on PWM2. (R/WTC/SS)

**MCPWM\_TZ0\_OST\_INT\_RAW** Represents the raw status for the interrupt triggered by a one-shot mode action on PWM0. (R/WTC/SS)

**MCPWM\_TZ1\_OST\_INT\_RAW** Represents the raw status for the interrupt triggered by a one-shot mode action on PWM1. (R/WTC/SS)

**MCPWM\_TZ2\_OST\_INT\_RAW** Represents the raw status for the interrupt triggered by a one-shot mode action on PWM2. (R/WTC/SS)

**MCPWM\_CAP0\_INT\_RAW** Represents the raw status for the interrupt triggered by capture on channel 0. (R/WTC/SS)

**MCPWM\_CAP1\_INT\_RAW** Represents the raw status for the interrupt triggered by capture on channel 1. (R/WTC/SS)

**MCPWM\_CAP2\_INT\_RAW** Represents the raw status for the interrupt triggered by capture on channel 2. (R/WTC/SS)



**Register 34.71. MCPWM\_INT\_ST\_REG (0x0118)**

(reserved)	MCPWM_CAP2_INT_ST	MCPWM_CAP1_INT_ST	MCPWM_CAP0_INT_ST	MCPWM_TZ2_OST_INT_ST	MCPWM_TZ1_OST_INT_ST	MCPWM_TZ0_OST_INT_ST	MCPWM_TZ2_CBC_INT_ST	MCPWM_TZ1_CBC_INT_ST	MCPWM_TZ0_CBC_INT_ST	MCPWM_CMPR2_TEB_INT_ST	MCPWM_CMPR1_TEB_INT_ST	MCPWM_CMPR0_TEB_INT_ST	MCPWM_CMPR2_TEA_INT_ST	MCPWM_CMPR1_TEA_INT_ST	MCPWM_CMPR0_TEA_INT_ST	MCPWM_FAULT2_CLR_INT_ST	MCPWM_FAULT1_CLR_INT_ST	MCPWM_FAULT0_CLR_INT_ST	MCPWM_FAULT2_INT_ST	MCPWM_FAULT1_INT_ST	MCPWM_FAULT0_INT_ST	MCPWM_TIMER2_TEP_INT_ST	MCPWM_TIMER1_TEP_INT_ST	MCPWM_TIMER0_TEP_INT_ST	MCPWM_TIMER2_TEZ_INT_ST	MCPWM_TIMER1_TEZ_INT_ST	MCPWM_TIMER0_TEZ_INT_ST	MCPWM_TIMER2_STOP_INT_ST	MCPWM_TIMER1_STOP_INT_ST	MCPWM_TIMER0_STOP_INT_ST	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Reset

**MCPWM\_TIMER0\_STOP\_INT\_ST** Represents the masked status for the interrupt triggered when the timer 0 stops. (RO)

**MCPWM\_TIMER1\_STOP\_INT\_ST** Represents the masked status for the interrupt triggered when the timer 1 stops. (RO)

**MCPWM\_TIMER2\_STOP\_INT\_ST** Represents the masked status for the interrupt triggered when the timer 2 stops. (RO)

**MCPWM\_TIMER0\_TEZ\_INT\_ST** Represents the masked status for the interrupt triggered by a PWM timer 0 TEZ event. (RO)

**MCPWM\_TIMER1\_TEZ\_INT\_ST** Represents the masked status for the interrupt triggered by a PWM timer 1 TEZ event. (RO)

**MCPWM\_TIMER2\_TEZ\_INT\_ST** Represents the masked status for the interrupt triggered by a PWM timer 2 TEZ event. (RO)

**MCPWM\_TIMER0\_TEP\_INT\_ST** Represents the masked status for the interrupt triggered by a PWM timer 0 TEP event. (RO)

**MCPWM\_TIMER1\_TEP\_INT\_ST** Represents the masked status for the interrupt triggered by a PWM timer 1 TEP event. (RO)

**MCPWM\_TIMER2\_TEP\_INT\_ST** Represents the masked status for the interrupt triggered by a PWM timer 2 TEP event. (RO)

**MCPWM\_FAULT0\_INT\_ST** Represents the masked status for the interrupt triggered when fault\_event0 starts. (RO)

**MCPWM\_FAULT1\_INT\_ST** Represents the masked status for the interrupt triggered when fault\_event1 starts. (RO)

**MCPWM\_FAULT2\_INT\_ST** Represents the masked status for the interrupt triggered when fault\_event2 starts. (RO)

**MCPWM\_FAULT0\_CLR\_INT\_ST** Represents the masked status for the interrupt triggered when fault\_event0 ends. (RO)

**MCPWM\_FAULT1\_CLR\_INT\_ST** Represents the masked status for the interrupt triggered when fault\_event1 ends. (RO)

Continued on the next page...

**Register 34.71. MCPWM\_INT\_ST\_REG (0x0118)**

Continued from the previous page...

**MCPWM\_FAULT2\_CLR\_INT\_ST** Represents the masked status for the interrupt triggered when fault\_event2 ends. (RO)

**MCPWM\_CMPR0\_TEA\_INT\_ST** Represents the masked status for the interrupt triggered by a PWM operator 0 TEA event. (RO)

**MCPWM\_CMPR1\_TEA\_INT\_ST** Represents the masked status for the interrupt triggered by a PWM operator 1 TEA event. (RO)

**MCPWM\_CMPR2\_TEA\_INT\_ST** Represents the masked status for the interrupt triggered by a PWM operator 2 TEA event. (RO)

**MCPWM\_CMPR0\_TEB\_INT\_ST** Represents the masked status for the interrupt triggered by a PWM operator 0 TEB event. (RO)

**MCPWM\_CMPR1\_TEB\_INT\_ST** Represents the masked status for the interrupt triggered by a PWM operator 1 TEB event. (RO)

**MCPWM\_CMPR2\_TEB\_INT\_ST** Represents the masked status for the interrupt triggered by a PWM operator 2 TEB event. (RO)

**MCPWM\_TZ0\_CBC\_INT\_ST** Represents the masked status for the interrupt triggered by a cycle-by-cycle mode action on PWM0. (RO)

**MCPWM\_TZ1\_CBC\_INT\_ST** Represents the masked status for the interrupt triggered by a cycle-by-cycle mode action on PWM1. (RO)

**MCPWM\_TZ2\_CBC\_INT\_ST** Represents the masked status for the interrupt triggered by a cycle-by-cycle mode action on PWM2. (RO)

**MCPWM\_TZ0\_OST\_INT\_ST** Represents the masked status for the interrupt triggered by a one-shot mode action on PWM0. (RO)

**MCPWM\_TZ1\_OST\_INT\_ST** Represents the masked status for the interrupt triggered by a one-shot mode action on PWM1. (RO)

**MCPWM\_TZ2\_OST\_INT\_ST** Represents the masked status for the interrupt triggered by a one-shot mode action on PWM2. (RO)

**MCPWM\_CAP0\_INT\_ST** Represents the masked status for the interrupt triggered by capture on channel 0. (RO)

**MCPWM\_CAP1\_INT\_ST** Represents the masked status for the interrupt triggered by capture on channel 1. (RO)

**MCPWM\_CAP2\_INT\_ST** Represents the masked status for the interrupt triggered by capture on channel 2. (RO)



**Register 34.72. MCPWM\_INT\_CLR\_REG (0x011C)**

Continued from the previous page...

**MCPWM\_FAULT1\_CLR\_INT\_CLR** Write 1 to clear the interrupt triggered when fault\_event1 ends. (WT)

**MCPWM\_FAULT2\_CLR\_INT\_CLR** Write 1 to clear the interrupt triggered when fault\_event2 ends. (WT)

**MCPWM\_CMPR0\_TEA\_INT\_CLR** Write 1 to clear the interrupt triggered by a PWM operator 0 TEA event. (WT)

**MCPWM\_CMPR1\_TEA\_INT\_CLR** Write 1 to clear the interrupt triggered by a PWM operator 1 TEA event. (WT)

**MCPWM\_CMPR2\_TEA\_INT\_CLR** Write 1 to clear the interrupt triggered by a PWM operator 2 TEA event. (WT)

**MCPWM\_CMPR0\_TEB\_INT\_CLR** Write 1 to clear the interrupt triggered by a PWM operator 0 TEB event. (WT)

**MCPWM\_CMPR1\_TEB\_INT\_CLR** Write 1 to clear the interrupt triggered by a PWM operator 1 TEB event. (WT)

**MCPWM\_CMPR2\_TEB\_INT\_CLR** Write 1 to clear the interrupt triggered by a PWM operator 2 TEB event. (WT)

**MCPWM\_TZ0\_CBC\_INT\_CLR** Write 1 to clear the interrupt triggered by a cycle-by-cycle mode action on PWM0. (WT)

**MCPWM\_TZ1\_CBC\_INT\_CLR** Write 1 to clear the interrupt triggered by a cycle-by-cycle mode action on PWM1. (WT)

**MCPWM\_TZ2\_CBC\_INT\_CLR** Write 1 to clear the interrupt triggered by a cycle-by-cycle mode action on PWM2. (WT)

**MCPWM\_TZ0\_OST\_INT\_CLR** Write 1 to clear the interrupt triggered by a one-shot mode action on PWM0. (WT)

**MCPWM\_TZ1\_OST\_INT\_CLR** Write 1 to clear the interrupt triggered by a one-shot mode action on PWM1. (WT)

**MCPWM\_TZ2\_OST\_INT\_CLR** Write 1 to clear the interrupt triggered by a one-shot mode action on PWM2. (WT)

**MCPWM\_CAP0\_INT\_CLR** Write 1 to clear the interrupt triggered by capture on channel 0. (WT)

**MCPWM\_CAP1\_INT\_CLR** Write 1 to clear the interrupt triggered by capture on channel 1. (WT)

**MCPWM\_CAP2\_INT\_CLR** Write 1 to clear the interrupt triggered by capture on channel 2. (WT)

**Register 34.73. MCPWM\_EVT\_EN\_REG (0x0120)**

(reserved)	MCPWM_EVT_CAP2_EN	MCPWM_EVT_CAP1_EN	MCPWM_EVT_CAP0_EN	MCPWM_EVT_TZ2_OST_EN	MCPWM_EVT_TZ1_OST_EN	MCPWM_EVT_TZ0_OST_EN	MCPWM_EVT_TZ1_CBC_EN	MCPWM_EVT_TZ0_CBC_EN	MCPWM_EVT_TZ1_CLR_EN	MCPWM_EVT_TZ0_CLR_EN	MCPWM_EVT_F1_EN	MCPWM_EVT_F0_EN	MCPWM_EVT_OP2_TEB_EN	MCPWM_EVT_OP1_TEB_EN	MCPWM_EVT_OP2_TEA_EN	MCPWM_EVT_OP1_TEA_EN	MCPWM_EVT_TIMER2_TEP_EN	MCPWM_EVT_TIMER1_TEP_EN	MCPWM_EVT_TIMER0_TEP_EN	MCPWM_EVT_TIMER2_TEZ_EN	MCPWM_EVT_TIMER1_TEZ_EN	MCPWM_EVT_TIMER0_TEZ_EN	MCPWM_EVT_TIMER2_STOP_EN	MCPWM_EVT_TIMER1_STOP_EN	MCPWM_EVT_TIMER0_STOP_EN							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Reset

**MCPWM\_EVT\_TIMER0\_STOP\_EN** Configures whether or not to enable timer0 stop event generation.  
 0: Disable  
 1: Enable  
 (R/W)

**MCPWM\_EVT\_TIMER1\_STOP\_EN** Configures whether or not to enable timer1 stop event generation.  
 0: Disable  
 1: Enable  
 (R/W)

**MCPWM\_EVT\_TIMER2\_STOP\_EN** Configures whether or not to enable timer2 stop event generation.  
 0: Disable  
 1: Enable  
 (R/W)

**MCPWM\_EVT\_TIMER0\_TEZ\_EN** Configures whether or not to enable timer0 equal zero event generation.  
 0: Disable  
 1: Enable  
 (R/W)

**MCPWM\_EVT\_TIMER1\_TEZ\_EN** Configures whether or not to enable timer1 equal zero event generation.  
 0: Disable  
 1: Enable  
 (R/W)

**MCPWM\_EVT\_TIMER2\_TEZ\_EN** Configures whether or not to enable timer2 equal zero event generation.  
 0: Disable  
 1: Enable  
 (R/W)

Continued on the next page...

**Register 34.73. MCPWM\_EVT\_EN\_REG (0x0120)**

Continued from the previous page...

**MCPWM\_EVT\_TIMER0\_TEP\_EN** Configures whether or not to enable timer0 equal period event generation.

0: Disable

1: Enable

(R/W)

**MCPWM\_EVT\_TIMER1\_TEP\_EN** Configures whether or not to enable timer1 equal period event generation.

0: Disable

1: Enable

(R/W)

**MCPWM\_EVT\_TIMER2\_TEP\_EN** Configures whether or not to enable timer2 equal period event generation.

0: Disable

1: Enable

(R/W)

**MCPWM\_EVT\_OPO\_TEA\_EN** Configures whether or not to enable PWM generator0 timer equal A event generation.

0: Disable

1: Enable

(R/W)

**MCPWM\_EVT\_OP1\_TEA\_EN** Configures whether or not to enable PWM generator1 timer equal A event generation.

0: Disable

1: Enable

(R/W)

**MCPWM\_EVT\_OP2\_TEA\_EN** Configures whether or not to enable PWM generator2 timer equal A event generation.

0: Disable

1: Enable

(R/W)

**MCPWM\_EVT\_OPO\_TEB\_EN** Configures whether or not to enable PWM generator0 timer equal B event generation.

0: Disable

1: Enable

(R/W)

Continued on the next page...

**Register 34.73. MCPWM\_EVT\_EN\_REG (0x0120)**

Continued from the previous page...

**MCPWM\_EVT\_OP1\_TEB\_EN** Configures whether or not to enable PWM generator1 timer equal B event generation.

0: Disable

1: Enable

(R/W)

**MCPWM\_EVT\_OP2\_TEB\_EN** Configures whether or not to enable PWM generator2 timer equal B event generation.

0: Disable

1: Enable

(R/W)

**MCPWM\_EVT\_F0\_EN** Configures whether or not to enable FAULT0 event generation.

0: Disable

1: Enable

(R/W)

**MCPWM\_EVT\_F1\_EN** Configures whether or not to enable FAULT1 event generation.

0: Disable

1: Enable

(R/W)

**MCPWM\_EVT\_F2\_EN** Configures whether or not to enable FAULT2 event generation.

0: Disable

1: Enable

(R/W)

**MCPWM\_EVT\_F0\_CLR\_EN** Configures whether or not to enable FAULT0 clear event generation.

0: Disable

1: Enable

(R/W)

**MCPWM\_EVT\_F1\_CLR\_EN** Configures whether or not to enable FAULT1 clear event generation.

0: Disable

1: Enable

(R/W)

**MCPWM\_EVT\_F2\_CLR\_EN** Configures whether or not to enable FAULT2 clear event generation.

0: Disable

1: Enable

(R/W)

Continued on the next page...

**Register 34.73. MCPWM\_EVT\_EN\_REG (0x0120)**

Continued from the previous page...

**MCPWM\_EVT\_TZ0\_CBC\_EN** Configures whether or not to enable cycle by cycle trip0 event generation.

0: Disable

1: Enable

(R/W)

**MCPWM\_EVT\_TZ1\_CBC\_EN** Configures whether or not to enable cycle by cycle trip1 event generation.

0: Disable

1: Enable

(R/W)

**MCPWM\_EVT\_TZ2\_CBC\_EN** Configures whether or not to enable cycle by cycle trip2 event generation.

0: Disable

1: Enable

(R/W)

**MCPWM\_EVT\_TZ0\_OST\_EN** Configures whether or not to enable one shot trip0 event generation.

0: Disable

1: Enable

(R/W)

**MCPWM\_EVT\_TZ1\_OST\_EN** Configures whether or not to enable one shot trip1 event generation.

0: Disable

1: Enable

(R/W)

**MCPWM\_EVT\_TZ2\_OST\_EN** Configures whether or not to enable one shot trip2 event generation.

0: Disable

1: Enable

(R/W)

**MCPWM\_EVT\_CAP0\_EN** Configures whether or not to enable capture0 event generation.

0: Disable

1: Enable

(R/W)

**MCPWM\_EVT\_CAP1\_EN** Configures whether or not to enable capture1 event generation.

0: Disable

1: Enable

(R/W)

**MCPWM\_EVT\_CAP2\_EN** Configures whether or not to enable capture2 event generation.

0: Disable

1: Enable

(R/W)



**Register 34.74. MCPWM\_TASK\_EN\_REG (0x0124)**

(reserved)																						MCPWM_TASK_CAP2_EN	MCPWM_TASK_CAP1_EN	MCPWM_TASK_CAP0_EN	MCPWM_TASK_CLR2_EN	MCPWM_TASK_CLR1_EN	MCPWM_TASK_CLR0_EN	MCPWM_TASK_TZ2_EN	MCPWM_TASK_TZ1_EN	MCPWM_TASK_TZ0_EN	MCPWM_TASK_TIMER2_EN	MCPWM_TASK_TIMER1_EN	MCPWM_TASK_TIMER0_EN	MCPWM_TASK_SYNC2_EN	MCPWM_TASK_SYNC1_EN	MCPWM_TASK_SYNC0_EN	MCPWM_TASK_STOP2_EN	MCPWM_TASK_STOP1_EN	MCPWM_TASK_STOP0_EN	MCPWM_TASK_CMPR2_B_UP_EN	MCPWM_TASK_CMPR1_B_UP_EN	MCPWM_TASK_CMPR2_A_UP_EN	MCPWM_TASK_CMPR1_A_UP_EN	MCPWM_TASK_CMPR0_A_UP_EN	MCPWM_TASK_CMPR0_B_UP_EN
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0													

Reset

**MCPWM\_TASK\_CMPR0\_A\_UP\_EN** Configures whether or not to receive update task of PWM generator0 timer stamp A's shadow register.  
 0: No effect  
 1: Receive  
 (R/W)

**MCPWM\_TASK\_CMPR1\_A\_UP\_EN** Configures whether or not to receive update task of PWM generator1 timer stamp A's shadow register.  
 0: No effect  
 1: Receive  
 (R/W)

**MCPWM\_TASK\_CMPR2\_A\_UP\_EN** Configures whether or not to receive update task of PWM generator2 timer stamp A's shadow register.  
 0: No effect  
 1: Receive  
 (R/W)

**MCPWM\_TASK\_CMPR0\_B\_UP\_EN** Configures whether or not to receive update task of PWM generator0 timer stamp B's shadow register.  
 0: No effect  
 1: Receive  
 (R/W)

**MCPWM\_TASK\_CMPR1\_B\_UP\_EN** Configures whether or not to receive update task of PWM generator1 timer stamp B's shadow register.  
 0: No effect  
 1: Receive  
 (R/W)

**MCPWM\_TASK\_CMPR2\_B\_UP\_EN** Configures whether or not to receive update task of PWM generator2 timer stamp B's shadow register.  
 0: No effect  
 1: Receive  
 (R/W)

Continued on the next page...

**Register 34.74. MCPWM\_TASK\_EN\_REG (0x0124)**

Continued from the previous page...

**MCPWM\_TASK\_GEN\_STOP\_EN** Configures whether or not to receive all PWM generate stop task.

0: No effect

1: Receive

(R/W)

**MCPWM\_TASK\_TIMER0\_SYNC\_EN** Configures whether or not to receive timer0 sync task.

0: No effect

1: Receive

(R/W)

**MCPWM\_TASK\_TIMER1\_SYNC\_EN** Configures whether or not to receive timer1 sync task.

0: No effect

1: Receive

(R/W)

**MCPWM\_TASK\_TIMER2\_SYNC\_EN** Configures whether or not to receive timer2 sync task.

0: No effect

1: Receive

(R/W)

**MCPWM\_TASK\_TIMER0\_PERIOD\_UP\_EN** Configures whether or not to receive timer0 period update task.

0: No effect

1: Receive

(R/W)

**MCPWM\_TASK\_TIMER1\_PERIOD\_UP\_EN** Configures whether or not to receive timer1 period update task.

0: No effect

1: Receive

(R/W)

**MCPWM\_TASK\_TIMER2\_PERIOD\_UP\_EN** Configures whether or not to receive timer2 period update task.

0: No effect

1: Receive

(R/W)

Continued on the next page...

**Register 34.74. MCPWM\_TASK\_EN\_REG (0x0124)**

Continued from the previous page...

**MCPWM\_TASK\_TZ0\_OST\_EN** Configures whether or not to receive one shot trip0 task.

0: No effect

1: Receive

(R/W)

**MCPWM\_TASK\_TZ1\_OST\_EN** Configures whether or not to receive one shot trip1 task.

0: No effect

1: Receive

(R/W)

**MCPWM\_TASK\_TZ2\_OST\_EN** Configures whether or not to receive one shot trip2 task.

0: No effect

1: Receive

(R/W)

**MCPWM\_TASK\_CLR0\_OST\_EN** Configures whether or not to receive one shot trip0 clear task.

0: No effect

1: Receive

(R/W)

**MCPWM\_TASK\_CLR1\_OST\_EN** Configures whether or not to receive one shot trip1 clear task.

0: No effect

1: Receive

(R/W)

**MCPWM\_TASK\_CLR2\_OST\_EN** Configures whether or not to receive one shot trip2 clear task.

0: No effect

1: Receive

(R/W)

**MCPWM\_TASK\_CAP0\_EN** Configures whether or not to receive capture0 task.

0: No effect

1: Receive

(R/W)

**MCPWM\_TASK\_CAP1\_EN** Configures whether or not to receive capture1 task.

0: No effect

1: Receive

(R/W)


**MCPWM\_TASK\_CAP2\_EN** Configures whether or not to receive capture2 task.

0: No effect

1: Receive


(R/W)

**Register 34.75. MCPWM\_CLK\_REG (0x0128)**



**MCPWM\_CLK\_EN** Configures whether or not to force the clock on.  
 0: No effect  
 1: Force the clock on  
 (R/W)

**Register 34.76. MCPWM\_VERSION\_REG (0x012C)**



**MCPWM\_DATE** Version control register. (R/W)

## 35 Remote Control Peripheral (RMT)

### 35.1 Overview

The RMT (Remote Control) module is designed to send and receive infrared remote control signals. A variety of remote control protocols can be encoded/decoded via software based on the RMT module. The RMT module converts pulse codes stored in the module's built-in RAM into output signals, or converts input signals into pulse codes and stores them in RAM. In addition, the RMT module optionally modulates its output signals with a carrier wave, or optionally demodulates and filters its input signals.

The RMT module has four channels, numbered from zero to three. Each channel is able to independently transmit or receive signals.

- Channels 0 ~ 1 (TX channel) are dedicated to transmitting signals;
- Channels 2 ~ 3 (RX channel) are dedicated to receiving signals.

Each TX/RX channel has the same functionality controlled by a dedicated set of registers and is able to independently transmit or receive data. TX channels are indicated by *n* which is used as a placeholder for the channel number, and by *m* for RX channels.

### 35.2 Features

The RMT module has the following features:

- Four channels:
  - Two TX channels
  - Two RX channels
  - Four channels share a 192 x 32-bit RAM
- The transmitter supports:
  - Normal TX mode
  - Wrap TX mode
  - Continuous TX mode
  - Modulation on TX pulses
  - Multiple channels (programmable) transmitting data simultaneously
- The receiver supports:
  - Normal RX mode
  - Wrap RX mode
  - RX filtering
  - Demodulation on RX pulses

## 35.3 Functional Description

### 35.3.1 RMT Architecture




Figure 35-1. RMT Architecture

As shown in Figure 35-1, each TX channel has:

- 1 x clock divider counter (Div Counter)
- 1 x state machine (FSM)
- 1 x transmitter

Each RX channel also has:

- 1 x clock divider counter (Div Counter)
- 1 x state machine (FSM)
- 1 x receiver

The four channels share a 192 x 32-bit RAM.

## 35.3.2 RMT RAM

### 35.3.2.1 Structure of RAM

Figure 35-2 shows the format of pulse code in RAM. Each pulse code contains a 16-bit entry with two fields: “level” and “period”. “level” (0 or 1) indicates a low-/high-level value that was received or is going to be sent, while “period” points out the number of clock cycles (see `clk_div` in Figure 35-1 ) that the level lasts for.




Figure 35-2. Format of Pulse Code in RAM

The minimum value for the period is zero (0) and is interpreted as a transmission end-marker. For a non-zero period (i.e., not an end-marker), its value is limited by APB clock and RMT clock according to the equation below:

$$3 \times T_{apb\_clk} + 5 \times T_{rmt\_sclk} < period \times T_{clk\_div} \quad (1)$$

### 35.3.2.2 Use of RAM

The RAM is divided into four 48 x 32-bit blocks. By default, each channel uses one block (block 0 for channel 0, block 1 for channel 1, and so on).

If the data size of one single transfer is larger than the block size of TX channel  $n$  or RX channel  $m$ , users can configure the channel:

- to enable [wrap mode](#) by setting `RMT_MEM_TX/RX_WRAP_EN_CHn/m`;
- or to use more blocks by configuring `RMT_MEM_SIZE_CHn/m`.

Setting `RMT_MEM_SIZE_CHn/m > 1` allows channel  $n/m$  to use the memory of the subsequent channels, i.e., block  $(n/m) \sim$  block  $(n/m + RMT\_MEM\_SIZE\_CHn/m - 1)$ . In such case, the subsequent channels  $n/m + 1 \sim n/m + RMT\_MEM\_SIZE\_CHn/m - 1$  can not be used since their RAM blocks are occupied. For example, if channel 0 is configured to use block 0 and block 1, then channel 1 will be unavailable since its block is occupied, while channel 2 and channel 3 are not affected and can be used normally.

Note that the RAM used by each channel is mapped from low address to high address. In such mode, channel 0 is able to use the RAM blocks of channels 1, 2, and 3 by setting `RMT_MEM_SIZE_CH0`, but channel 3 can not use the blocks of channels 0, 1, or 2. Therefore, the maximum value of `RMT_MEM_SIZE_CHn` should not exceed  $(4 - n)$  and the maximum value of `RMT_MEM_SIZE_CHm` should not exceed  $(2 - m)$ .

The RMT RAM can be accessed via APB bus, or read by the transmitter and written by the receiver. To avoid any possible access conflict between the receiver writing RAM and the APB bus reading RAM, RMT can be

configured to designate the RAM block's owner, be it the receiver or the APB bus, by configuring `RMT_MEM_OWNER_CH $m$` . If this ownership is violated, a flag signal `RMT_MEM_OWNER_ERR_CH $m$`  will be generated.

When the RMT module is inactive, the RAM can be put into low-power mode by setting `RMT_MEM_FORCE_PD`.

### 35.3.2.3 RAM Access

APB bus is able to access RAM in FIFO mode and in NONFIFO (Direct Address) mode, depending on the configuration of `RMT_APB_FIFO_MASK`:

- 0: use FIFO mode;
- 1: use NONFIFO mode.

#### FIFO Mode

In FIFO mode, the APB reads data from or writes data to RAM via a fixed address stored in `RMT_CH $n$ /mDATA_REG`.

#### NONFIFO Mode

In NONFIFO mode, the APB writes data to or reads data from a continuous address range.

- The write-starting address of TX channel  $n$  is: RMT base address +  $0x400 + (n - 1) \times 48$ . The access address for the second data and the following data are RMT base address +  $0x400 + (n - 1) \times 48 + 0x4$ , and so on, incremented by  $0x4$ .
- The read-starting address of RX channel  $m$  is: RMT base address +  $0x460 + (m - 1) \times 48$ . The access address for the second data and the following data are RMT base address +  $0x460 + (m - 1) \times 48 + 0x4$ , and so on, incremented by  $0x4$ .

### 35.3.3 Clock

The clock source of RMT can be `PLL_F80M_CLK`, `RC_FAST_CLK`, or `XTAL_CLK`, depending on the configuration of `PCR_RMT_SCLK_SEL`. RMT clock can be enabled by setting `PCR_RMT_SCLK_ACTIVE`. RMT working clock (see `rmt_sclk` in Figure 35-1) is obtained by dividing the selected clock source with a fractional divider. The divider is:

$$PCR\_RMT\_SCLK\_DIV\_NUM + 1 + PCR\_RMT\_SCLK\_DIV\_A/PCR\_RMT\_SCLK\_DIV\_B$$

For more information, see Chapter 7 *Reset and Clock*. `RMT_DIV_CNT_CH $n$ /m` is used to configure the divider coefficient of internal clock divider for RMT channels. The coefficient is normally equal to the value of `RMT_DIV_CNT_CH $n$ /m`, except for value 0 that represents divider 256. The clock divider can be reset by setting `RMT_REF_CNT_RST_CH $n$ /m`. The clock generated from the divider can be used by the counter (see Figure 35-1).

### 35.3.4 Transmitter

**Note:**

Updating the configuration described in this and subsequent sections requires to set `RMT_CONF_UPDATE_CH $n$ /m` first.



See Section 35.3.6.

### 35.3.4.1 Normal TX Mode

When `RMT_TX_START_CH $n$`  is set, the transmitter of channel  $n$  starts reading and sending pulse codes from the starting address of its RAM block. The codes are sent starting from low-address entry. When an end-marker (a zero period) is encountered, the transmitter stops the transmission, returns to idle state, and generates an `RMT_CH $n$ _TX_END_INT` interrupt. Setting `RMT_TX_STOP_CH $n$`  to 1 also stops the transmission and immediately sets the transmitter back to idle. The output level of a transmitter in idle state is determined by the “level” field of the end-marker or by the content of `RMT_IDLE_OUT_LV_CH $n$` , depending on the configuration of `RMT_IDLE_OUT_EN_CH $n$` :

- 0: the level in idle state is determined by the “level” field of the end-marker;
- 1: the level is determined by `RMT_IDLE_OUT_LV_CH $n$` .

### 35.3.4.2 Wrap TX Mode

To transmit more pulse codes than can be fitted in the channel's RAM, users can enable wrap TX mode for channel  $n$  by setting `RMT_MEM_TX_WRAP_EN_CH $n$` . In this mode, the transmitter sends the data from RAM in loops till an end-marker is encountered. For example, if `RMT_MEM_SIZE_CH $n$`  = 1, the transmitter starts sending data from the address  $48 * n$ , and then the data from higher RAM address. Once the transmitter finishes sending the data from  $(48 * (n + 1) - 1)$ , it continues sending data from  $48 * n$  again till an end-marker is encountered. Wrap mode is also applicable for `RMT_MEM_SIZE_CH $n$`  > 1.

When the size of transmitted pulse codes is larger than or equal to the value set by `RMT_TX_LIM_CH $n$` , an `RMT_CH $n$ _TX_THR_EVENT_INT` interrupt is triggered. In wrap mode, `RMT_TX_LIM_CH $n$`  can be set to a half or a fraction of the size of the channel's RAM block. When an `RMT_CH $n$ _TX_THR_EVENT_INT` interrupt is detected by software, the already used RAM region can be updated by new pulse codes. In such way, the transmitter can seamlessly send unlimited pulse codes in wrap mode.

### 35.3.4.3 TX Modulation

Transmitter output can be modulated with a carrier wave by setting `RMT_CARRIER_EN_CH $n$` . The carrier waveform is configurable. In a carrier cycle, high level lasts for  $(RMT\_CARRIER\_HIGH\_CH $n$  + 1)$  `rmt_sclk` cycles, while low level lasts for  $(RMT\_CARRIER\_LOW\_CH $n$  + 1)$  `rmt_sclk` cycles. When `RMT_CARRIER_OUT_LV_CH $n$`  is set, carrier wave is added on the high-level of output signals; while `RMT_CARRIER_OUT_LV_CH $n$`  is cleared, carrier wave is added on the low-level of output signals. Carrier wave can be added on all output signals during modulation, or just added on valid pulse codes (the data stored in RAM), which can be set by configuring `RMT_CARRIER_EFF_EN_CH $n$` :

- 0: add carrier wave on all output signals;
- 1: add carrier wave only on valid signals.

### 35.3.4.4 Continuous TX Mode

The continuous TX mode can be enabled by setting `RMT_TX_CONTI_MODE_CH $n$` . In this mode, the transmitter sends the pulse codes from RAM in loops:

- If an end-marker is encountered, the transmitter starts transmitting the first data of the channel's RAM again.
- If no end-marker is encountered, there are two possible situations. In normal TX mode (`RMT_MEM_TX_WRAP_EN_CHn = 0`), an error interrupt occurs because the RAM is empty without any data to transmit. In wrap TX mode (`RMT_MEM_TX_WRAP_EN_CHn = 1`), the transmitter starts transmitting the first data again after the last data is transmitted.

If `RMT_TX_LOOP_CNT_EN_CHn` is set, the loop counting is incremented by 1 each time an end-marker is encountered. If the counting reaches the value set by `RMT_TX_LOOP_NUM_CHn`, an `RMT_CHn_TX_LOOP_INT` interrupt is generated. If `RMT_LOOP_STOP_EN_CHn` is set, the transmission stops instantly after an `RMT_CHn_TX_LOOP_INT` interrupt is generated. Otherwise, the transmission continues. In an end-marker, if its `period[14:0]` is 0, then the period of the previous data must satisfy:

$$6 \times T_{apb\_clk} + 12 \times T_{rmt\_sclk} < period \times T_{clk\_div} \quad (2)$$

The period of the other data only need to satisfy [relation \(1\)](#).

### 35.3.4.5 Simultaneous TX Mode

RMT module supports multiple channels transmitting data simultaneously. To use this function, follow the steps below:

1. Configure `RMT_TX_SIM_CHn` to choose which multiple channels are used to transmit data simultaneously;
2. Set `RMT_TX_SIM_EN` to enable this transmission mode;
3. Set `RMT_TX_START_CHn` for each selected channel to start data transmission.

The transmission starts once the final channel is configured. Due to hardware limitations, there is no guarantee that two channels can start sending data exactly at the same time. The interval between two channels starting transmitting data is within  $3 \times T_{clk\_div}$ .

## 35.3.5 Receiver

### 35.3.5.1 Normal RX Mode

The receiver of channel *m* is controlled by `RMT_RX_EN_CHm`:

- 0: the receiver stops receiving data;
- 1: the receiver starts working.

When the receiver becomes active, it starts counting from the first edge of the signal, detecting signal levels and counting clock cycles the level lasts for. Each cycle count (period) is then written back to RAM together with the level information (level). When the receiver detects no change in a signal level for a number of clock cycles more than the value set by `RMT_IDLE_THRES_CHm`, the receiver stops receiving data, returns to idle state, and generates an `RMT_CHm_RX_END_INT` interrupt. Please note that `RMT_IDLE_THRES_CHm` should be configured to a maximum value according to your application, otherwise a valid received level may be mistaken as a level in idle state. If the RAM space of this RX channel is used up by the received data, the receiver stops receiving data, and an `RMT_CHn_ERR_INT` interrupt is triggered by RAM FULL event.

### 35.3.5.2 Wrap RX Mode

To receive more pulse codes than can be fitted in the channel's RAM, users can enable wrap mode for channel  $m$  by configuring `RMT_MEM_RX_WRAP_EN_CH $m$` . In wrap mode, the receiver stores the received data to RAM space of this channel in loops. The receiving ends when the receiver detects no change in a signal level for a number of clock cycles more than the value set by `RMT_IDLE_THRES_CH $m$` . The receiver returns to idle state and generates an `RMT_CH $m$ _RX_END_INT` interrupt. For example, if `RMT_MEM_SIZE_CH $m$`  is set to 1, the receiver starts receiving data and stores the data to address  $48 * m$ , and then to higher RAM address. When the receiver finishes storing the received data to  $(48 * (m + 1) - 1)$ , the receiver continues receiving data and storing data to the address  $48 * m$  again, and the receiving ends when no change is detected on a signal level for more than `RMT_IDLE_THRES_CH $m$`  clock cycles. Wrap mode is also applicable when `RMT_MEM_SIZE_CH $m$`  > 1.

An `RMT_CH $m$ _RX_THR_EVENT_INT` interrupt is generated when the size of received pulse codes is larger than or equal to the value set by `RMT_CH $m$ _RX_LIM_REG`. In wrap mode, `RMT_CH $m$ _RX_LIM_REG` can be set to a half or a fraction of the size of the channel's RAM block. When an `RMT_CH $m$ _RX_THR_EVENT_INT` interrupt is detected, the already used RAM region can be updated by subsequent data.

### 35.3.5.3 RX Filtering

Users can enable the receiver to filter input signals by setting `RMT_RX_FILTER_EN_CH $m$`  for channel  $m$ . The filter samples input signals continuously, and detects the signals which remain unchanged for a continuous `RMT_RX_FILTER_THRES_CH $m$`  rmt\_sclk cycles as valid. Otherwise, the signals will be detected as invalid. Only the valid signals can pass through the filter. The filter removes pulses with a length of less than `RMT_RX_FILTER_THRES_CH $m$`  rmt\_sclk cycles.

### 35.3.5.4 RX Demodulation

Users can enable RX demodulation on input signals or on filtered signals by setting `RMT_CARRIER_EN_CH $m$` . RX demodulation can be applied to high-level carrier wave or low-level carrier wave, depending on the configuration of `RMT_CARRIER_OUT_LV_CH $m$` :

- 0: demodulate low-level carrier wave;
- 1: demodulate high-level carrier wave.

Users can configure `RMT_CARRIER_HIGH_THRES_CH $m$`  and `RMT_CARRIER_LOW_THRES_CH $m$`  to set the thresholds to demodulate high-level carrier or low-level carrier. If the high-level of a signal lasts for less than `RMT_CARRIER_HIGH_THRES_CH $m$`  clk\_div cycles, or the low-level lasts for less than `RMT_CARRIER_LOW_THRES_CH $m$`  clk\_div cycles, the signal is detected as a carrier and is then filtered out.

### 35.3.6 Configuration Update

To update RMT registers configuration, please set `RMT_CONF_UPDATE_CH $n/m$`  for each channel first.

All the bits/fields listed in the second column of Table 35-1 should follow this rule.

Table 35-1. Configuration Update

Register	Bit/Field Configuration Update
<b>TX Channel</b>	
RMT_CH $n$ CONF0_REG	RMT_CARRIER_OUT_LV_CH $n$
	RMT_CARRIER_EN_CH $n$
	RMT_CARRIER_EFF_EN_CH $n$
	RMT_DIV_CNT_CH $n$
	RMT_IDLE_OUT_EN_CH $n$
	RMT_IDLE_OUT_LV_CH $n$
	RMT_TX_CONTI_MODE_CH $n$
RMT_CH $n$ CARRIER_DUTY_REG	RMT_CARRIER_HIGH_CH $n$
	RMT_CARRIER_LOW_CH $n$
RMT_CH $n$ _TX_LIM_REG	RMT_TX_LOOP_CNT_EN_CH $n$
	RMT_TX_LOOP_NUM_CH $n$
	RMT_TX_LIM_CH $n$
RMT_TX_SIM_REG	RMT_TX_SIM_EN
<b>RX Channel</b>	
RMT_CH $m$ CONF0_REG	RMT_CARRIER_OUT_LV_CH $m$
	RMT_CARRIER_EN_CH $m$
	RMT_IDLE_THRES_CH $m$
	RMT_DIV_CNT_CH $m$
RMT_CH $m$ CONF1_REG	RMT_RX_FILTER_THRES_CH $m$
	RMT_RX_EN_CH $m$
RMT_CH $m$ _RX_CARRIER_RM_REG	RMT_CARRIER_HIGH_THRES_CH $m$
	RMT_CARRIER_LOW_THRES_CH $m$
RMT_CH $m$ _RX_LIM_REG	RMT_RX_LIM_CH $m$
RMT_REF_CNT_RST_REG	RMT_REF_CNT_RST_CH $m$

### 35.3.7 Interrupts

- RMT\_CH $n/m$ \_ERR\_INT: triggered when channel  $n/m$  does not read or write data correctly. For example, if the transmitter still tries to read data from RAM when the RAM is empty, or the receiver still tries to write data into RAM when the RAM is full, this interrupt will be triggered.
- RMT\_CH $n$ \_TX\_THR\_EVENT\_INT: triggered when the amount of data the transmitter has sent reaches the value set in RMT\_CH $n$ \_TX\_LIM\_REG.
- RMT\_CH $m$ \_RX\_THR\_EVENT\_INT: triggered each time when the amount of data received by the receiver reaches the value set in RMT\_CH $m$ \_RX\_LIM\_REG.
- RMT\_CH $n$ \_TX\_END\_INT: triggered when the transmitter has finished transmitting signals.
- RMT\_CH $m$ \_RX\_END\_INT: triggered when the receiver has finished receiving signals.
- RMT\_CH $n$ \_TX\_LOOP\_INT: triggered when the loop counting reaches the value set by RMT\_TX\_LOOP\_NUM\_CH $n$ .

## 35.4 Register Summary

The addresses in this section are relative to Remote Control Peripheral base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).


Name	Description	Address	Access
<b>FIFO R/W Registers</b>			
<a href="#">RMT_CH0DATA_REG</a>	The read and write data register for channel 0 by APB FIFO access.	0x0000	HRO
<a href="#">RMT_CH1DATA_REG</a>	The read and write data register for channel 1 by APB FIFO access.	0x0004	HRO
<a href="#">RMT_CH2DATA_REG</a>	The read and write data register for channel 2 by APB FIFO access.	0x0008	HRO
<a href="#">RMT_CH3DATA_REG</a>	The read and write data register for channel 3 by APB FIFO access.	0x000C	HRO
<b>Configuration Registers</b>			
<a href="#">RMT_CH0CONF0_REG</a>	Configuration register 0 for channel 0	0x0010	varies
<a href="#">RMT_CH1CONF0_REG</a>	Configuration register 0 for channel 1	0x0014	varies
<a href="#">RMT_CH2CONF0_REG</a>	Configuration register 0 for channel 2	0x0018	R/W
<a href="#">RMT_CH2CONF1_REG</a>	Configuration register 1 for channel 2	0x001C	varies
<a href="#">RMT_CH3CONF0_REG</a>	Configuration register 0 for channel 3	0x0020	R/W
<a href="#">RMT_CH3CONF1_REG</a>	Configuration register 1 for channel 3	0x0024	varies
<a href="#">RMT_SYS_CONF_REG</a>	Configuration register for RMT APB	0x0068	R/W
<a href="#">RMT_REF_CNT_RST_REG</a>	Reset register for RMT clock divider	0x0070	WT
<b>Status Registers</b>			
<a href="#">RMT_CH0STATUS_REG</a>	Channel 0 status register	0x0028	RO
<a href="#">RMT_CH1STATUS_REG</a>	Channel 1 status register	0x002C	RO
<a href="#">RMT_CH2STATUS_REG</a>	Channel 2 status register	0x0030	RO
<a href="#">RMT_CH3STATUS_REG</a>	Channel 3 status register	0x0034	RO
<b>Interrupt Registers</b>			
<a href="#">RMT_INT_RAW_REG</a>	Raw interrupt status	0x0038	R/WTC/SS
<a href="#">RMT_INT_ST_REG</a>	Masked interrupt status	0x003C	RO
<a href="#">RMT_INT_ENA_REG</a>	Interrupt enable bits	0x0040	R/W
<a href="#">RMT_INT_CLR_REG</a>	Interrupt clear bits	0x0044	WT
<b>Carrier Wave Duty Cycle Registers</b>			
<a href="#">RMT_CH0CARRIER_DUTY_REG</a>	Duty cycle configuration register for channel 0	0x0048	R/W
<a href="#">RMT_CH1CARRIER_DUTY_REG</a>	Duty cycle configuration register for channel 1	0x004C	R/W
<a href="#">RMT_CH2_RX_CARRIER_RM_REG</a>	Carrier remove register for channel 2	0x0050	R/W
<a href="#">RMT_CH3_RX_CARRIER_RM_REG</a>	Carrier remove register for channel 3	0x0054	R/W
<b>TX Event Configuration Registers</b>			
<a href="#">RMT_CH0_TX_LIM_REG</a>	Configuration register for channel 0 TX event	0x0058	varies
<a href="#">RMT_CH1_TX_LIM_REG</a>	Configuration register for channel 1 TX event	0x005C	varies
<a href="#">RMT_TX_SIM_REG</a>	RMT TX synchronous register	0x006C	R/W
<b>RX Event Configuration Registers</b>			

Name	Description	Address	Access
<a href="#">RMT_CH2_RX_LIM_REG</a>	Configuration register for channel 2 RX event	0x0060	R/W
<a href="#">RMT_CH3_RX_LIM_REG</a>	Configuration register for channel 3 RX event	0x0064	R/W
<b>Version Register</b>			
<a href="#">RMT_DATE_REG</a>	Version control register	0x00CC	R/W

## 35.5 Registers

The addresses in this section are relative to Remote Control Peripheral base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 35.1. RMT\_CH $n$ DATA\_REG ( $n$ : 0-3) (0x0000+0x4\* $n$ )**



**RMT\_CH $n$ DATA** Read and write data for channel  $n$  via APB FIFO. (HRO)





**Register 35.2. RMT\_CH $n$ CONF0\_REG ( $n$ : 0-1) (0x0010+0x4\* $n$ )**

Continued from the previous page...

**RMT\_TX\_STOP\_CH $n$**  Configures whether to stop the transmitter of channel  $n$  sending data out.

0: No effect

1: Stop

(R/W/SC)

**RMT\_DIV\_CNT\_CH $n$**  Configures the divider for clock of channel  $n$ .

Measurement unit: rmt\_sclk

(R/W)

**RMT\_MEM\_SIZE\_CH $n$**  Configures the maximum number of memory blocks allocated to channel  $n$ .

(R/W)

**RMT\_CARRIER\_EFF\_EN\_CH $n$**  Configures whether to add carrier modulation on the output signal only at data-sending state for channel  $n$ .

0: Add carrier modulation on the output signal at data-sending state and idle state for channel  $n$

1: Add carrier modulation on the output signal only at data-sending state for channel  $n$

Only valid when RMT\_CARRIER\_EN\_CH $n$  is 1.

(R/W)

**RMT\_CARRIER\_EN\_CH $n$**  Configures whether to enable the carrier modulation on output signal for channel  $n$ .

0: Disable

1: Enable

(R/W)

**RMT\_CARRIER\_OUT\_LV\_CH $n$**  Configures the position of carrier wave for channel  $n$ .

0: Add carrier wave on low level

1: Add carrier wave on high level

(R/W)

**RMT\_CONF\_UPDATE\_CH $n$**  Synchronization bit for channel  $n$ . (WT)

**Register 35.3. RMT\_CH $m$ CONF0\_REG ( $m$ : 2-3) (0x0008+0x8\* $m$ )**

(reserved)		RMT_CARRIER_OUT_LV_CH $m$		RMT_CARRIER_EN_CH $m$		(reserved)		RMT_MEM_SIZE_CH $m$		RMT_IDLE_THRES_CH $m$		RMT_DIV_CNT_CH $m$	
31	30	29	28	27	26	25	23	22	8	7	0		
0	0	1	1	0	0	0x1	0x7fff				0x2		Reset

**RMT\_DIV\_CNT\_CH $m$**  Configures the clock divider of channel  $m$ .

Measurement unit: rmt\_sclk

(R/W)

**RMT\_IDLE\_THRES\_CH $m$**  Configures RX threshold.

When no edge is detected on the input signal for continuous clock cycles longer than this field value, the receiver stops receiving data.

Measurement unit: clk\_div

(R/W)

**RMT\_MEM\_SIZE\_CH $m$**  Configures the maximum number of memory blocks allocated to channel  $m$ .

(R/W)

**RMT\_CARRIER\_EN\_CH $m$**  Configures whether to enable carrier modulation on output signal for channel  $m$ .

0: Disable

1: Enable

(R/W)

**RMT\_CARRIER\_OUT\_LV\_CH $m$**  Configures the position of carrier wave for channel  $m$ .

0: Add carrier wave on low level

1: Add carrier wave on high level

(R/W)

Register 35.4. RMT\_CH $m$ CONF1\_REG ( $m$ : 2-3) (0x000C+0x8\* $m$ )

(reserved)																RMT_CONF_UPDATE_CH $m$ (reserved)			RMT_MEM_RX_WRAP_EN_CH $m$			RMT_RX_FILTER_THRES_CH $m$			RMT_RX_FILTER_EN_CH $m$ RMT_MEM_OWNER_CH $m$ RMT_APB_MEM_RST_CH $m$ RMT_MEM_WR_RST_CH $m$ RMT_RX_EN_CH $m$				
31															16	15	14	13	12	0xf			5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0				

Reset

**RMT\_RX\_EN\_CH $m$**  Configures whether to enable the receiver to start receiving data in channel  $m$ .

0: Disable

1: Enable

(R/W)

**RMT\_MEM\_WR\_RST\_CH $m$**  Configures whether to reset RAM write address accessed by the receiver for channel  $m$ .

0: No effect

1: Reset

(WT)

**RMT\_APB\_MEM\_RST\_CH $m$**  Configures whether to reset RAM W/R address accessed by APB FIFO for channel  $m$ .

0: No effect

1: Reset

(WT)

**RMT\_MEM\_OWNER\_CH $m$**  Configures the ownership of channel  $m$ 's RAM block.

0: APB bus is using the RAM

1: Receiver is using the RAM

(R/W/SC)

**RMT\_RX\_FILTER\_EN\_CH $m$**  Configures whether to enable the receiver's filter for channel  $m$ .

0: Disable

1: Enable

(R/W)

**RMT\_RX\_FILTER\_THRES\_CH $m$**  Configures whether the receiver, when receiving data, ignores the input pulse when its width is shorter than this register value in units of rmt\_sclk cycles.

0: No effect

1: Reset

(R/W)

**RMT\_MEM\_RX\_WRAP\_EN\_CH $m$**  Configures whether to enable wrap RX mode for channel  $m$ .

0: Disable

1: Enable

In this mode, if the RX data size is larger than channel  $m$ 's RAM block size, the receiver stores the RX data from the first address to the last address in loops.

(R/W)

**RMT\_CONF\_UPDATE\_CH $m$**  Synchronization bit for channel  $m$ . (WT)

## Register 35.5. RMT\_SYS\_CONF\_REG (0x0068)

RMT_CLK_EN		(reserved)		(reserved)		(reserved)		(reserved)		(reserved)		RMT_MEM_FORCE_PU		RMT_MEM_FORCE_PD		RMT_MEM_CLK_FORCE_ON		RMT_APB_FIFO_MASK		
31	30	27	26	25	24	23	18	17	12	11	4	3	2	1	0	Reset				
0	0	0	0	0	1	0x1	0x0		0x0		0x1		0	0	0	0				

**RMT\_APB\_FIFO\_MASK** Configures the memory access mode.

0: Access memory by FIFO

1: Access memory directly

(R/W)

**RMT\_MEM\_CLK\_FORCE\_ON** Configures whether to enable the clock for RMT memory.

0: Disable

1: Enable

(R/W)

**RMT\_MEM\_FORCE\_PD** Configures whether to power down RMT memory.

0: No effect

1: Power down

(R/W)

**RMT\_MEM\_FORCE\_PU** Configures whether to disable the power-down function of RMT memory in Light-sleep.

0: Power down RMT memory when RMT is in Light-sleep mode

1: Disable the power-down function of RMT memory in Light-sleep

(R/W)

**RMT\_CLK\_EN** Configures whether to enable signal of RMT register clock gate.

0: Power down the drive clock of registers

1: Power up the drive clock of registers

(R/W)



### Register 35.7. RMT\_CH $n$ STATUS\_REG ( $n$ : 0-1) (0x0028+0x4\* $n$ )

RMT_APB_MEM_RADDR_CH $n$				RMT_APB_MEM_WR_ERR_CH $n$				RMT_APB_MEM_WADDR_CH $n$				RMT_STATE_CH $n$				RMT_MEM_RADDR_EX_CH $n$			
31	24	23	22	21	20	12	11	9	8					0					
0x0				0	0	0	0				0	0							

Reset

**RMT\_MEM\_RADDR\_EX\_CH $n$**  Represents the memory address offset when transmitter of channel  $n$  is using the RAM. (RO)

**RMT\_STATE\_CH $n$**  Represents the FSM status of channel  $n$ . (RO)

**RMT\_APB\_MEM\_WADDR\_CH $n$**  Represents the memory address offset when writes RAM over APB bus. (RO)

**RMT\_APB\_MEM\_RD\_ERR\_CH $n$**  Represents whether the offset address exceeds memory size when reading via APB bus.

0: Not exceed

1: Exceed

(RO)

**RMT\_MEM\_EMPTY\_CH $n$**  Represents whether the TX data size exceeds the memory size and the wrap TX mode is disabled.

0: Not exceed

1: Exceed

(RO)

**RMT\_APB\_MEM\_WR\_ERR\_CH $n$**  Represents whether the offset address exceeds memory size (overflows) when writes via APB bus.

0: Not exceed

1: Exceed

(RO)

**RMT\_APB\_MEM\_RADDR\_CH $n$**  Represents the memory address offset when reading RAM over APB bus. (RO)

**Register 35.8. RMT\_CH $m$ STATUS\_REG ( $m$ : 2-3) (0x0028+0x4\* $m$ )**

(reserved)				RMT_APB_MEM_RD_ERR_CH $m$				RMT_MEM_FULL_CH $m$				RMT_MEM_OWNER_ERR_CH $m$				RMT_STATE_CH $m$				(reserved)				RMT_APB_MEM_RADDR_CH $m$				(reserved)				RMT_MEM_WADDR_EX_CH $m$			
31	28	27	26	25	24	22	21	20	12	11	9	8													0										
0	0	0	0	0	0	0	0	0	0			0	0	0	0																				

Reset

**RMT\_MEM\_WADDR\_EX\_CH $m$**  Represents the memory address offset when receiver of channel  $m$  is using the RAM. (RO)

**RMT\_APB\_MEM\_RADDR\_CH $m$**  Represents the memory address offset when reads RAM over APB bus. (RO)

**RMT\_STATE\_CH $m$**  Represents the FSM status of channel  $m$ . (RO)

**RMT\_MEM\_OWNER\_ERR\_CH $m$**  Represents whether the ownership of memory block is wrong.

- 0: The ownership of memory block is correct
- 1: The ownership of memory block is wrong

(RO)

**RMT\_MEM\_FULL\_CH $m$**  Represents whether the receiver receives more data than the memory can fit.

- 0: The receiver does not receive more data than the memory can fit
- 1: The receiver receives more data than the memory can fit

(RO)

**RMT\_APB\_MEM\_RD\_ERR\_CH $m$**  Represents whether the offset address exceeds memory size (overflows) when reads RAM via APB bus.

- 0: Not exceed
- 1: Exceed

(RO)

## Register 35.9. RMT\_INT\_RAW\_REG (0x0038)

(reserved)														RMT_CH1_TX_LOOP_INT_RAW RMT_CH0_TX_LOOP_INT_RAW RMT_CH3_RX_THR_EVENT_INT_RAW RMT_CH2_RX_THR_EVENT_INT_RAW RMT_CH1_TX_THR_EVENT_INT_RAW RMT_CH0_TX_THR_EVENT_INT_RAW RMT_CH3_ERR_INT_RAW RMT_CH2_ERR_INT_RAW RMT_CH1_ERR_INT_RAW RMT_CH0_ERR_INT_RAW RMT_CH3_RX_END_INT_RAW RMT_CH2_RX_END_INT_RAW RMT_CH1_TX_END_INT_RAW RMT_CH0_TX_END_INT_RAW																	
31														14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
0														0																	Reset

**RMT\_CH $n$ \_TX\_END\_INT\_RAW** The raw interrupt status of RMT\_CH $n$ \_TX\_END\_INT. Triggered when the transmission is done. (R/WTC/SS)

**RMT\_CH $m$ \_RX\_END\_INT\_RAW** The raw interrupt status of RMT\_CH $m$ \_RX\_END\_INT. Triggered when the reception is done. (R/WTC/SS)

**RMT\_CH $n/m$ \_ERR\_INT\_RAW** The raw interrupt status of RMT\_CH $n/m$ \_ERR\_INT. Triggered when error occurs. (R/WTC/SS)

**RMT\_CH $n$ \_TX\_THR\_EVENT\_INT\_RAW** The raw interrupt status of RMT\_CH $n$ \_TX\_THR\_EVENT\_INT. Triggered when the transmitter sent more data than the configured value. (R/WTC/SS)

**RMT\_CH $m$ \_RX\_THR\_EVENT\_INT\_RAW** The raw interrupt status of RMT\_CH $m$ \_RX\_THR\_EVENT\_INT. Triggered when the receiver receives more data than the configured value. (R/WTC/SS)

**RMT\_CH $n$ \_TX\_LOOP\_INT\_RAW** The raw interrupt status of RMT\_CH $n$ \_TX\_LOOP\_INT. Triggered when the loop count reaches the configured threshold value. (R/WTC/SS)



**Register 35.10. RMT\_INT\_ST\_REG (0x003C)**

(reserved)														RMT_CH1_TX_LOOP_INT_ST RMT_CH0_TX_LOOP_INT_ST RMT_CH3_RX_THR_EVENT_INT_ST RMT_CH2_RX_THR_EVENT_INT_ST RMT_CH1_TX_THR_EVENT_INT_ST RMT_CH0_TX_THR_EVENT_INT_ST RMT_CH3_ERR_INT_ST RMT_CH2_ERR_INT_ST RMT_CH1_ERR_INT_ST RMT_CH0_ERR_INT_ST RMT_CH3_RX_END_INT_ST RMT_CH2_RX_END_INT_ST RMT_CH1_TX_END_INT_ST RMT_CH0_TX_END_INT_ST																
31														14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reset	
0														0																

**RMT\_CH $n$ \_TX\_END\_INT\_ST** The masked interrupt status of RMT\_CH $n$ \_TX\_END\_INT. (RO)

**RMT\_CH $m$ \_RX\_END\_INT\_ST** The masked interrupt status of RMT\_CH $m$ \_RX\_END\_INT. (RO)

**RMT\_CH $n/m$ \_ERR\_INT\_ST** The masked interrupt status of RMT\_CH $n/m$ \_ERR\_INT. (RO)

**RMT\_CH $n$ \_TX\_THR\_EVENT\_INT\_ST** The masked interrupt status of RMT\_CH $n$ \_TX\_THR\_EVENT\_INT. (RO)

**RMT\_CH $m$ \_RX\_THR\_EVENT\_INT\_ST** The masked interrupt status of RMT\_CH $m$ \_RX\_THR\_EVENT\_INT. (RO)

**RMT\_CH $n$ \_TX\_LOOP\_INT\_ST** The masked interrupt status of RMT\_CH $n$ \_TX\_LOOP\_INT. (RO)

**Register 35.11. RMT\_INT\_ENA\_REG (0x0040)**

(reserved)														RMT_CH1_TX_LOOP_INT_ENA RMT_CH0_TX_LOOP_INT_ENA RMT_CH3_RX_THR_EVENT_INT_ENA RMT_CH2_RX_THR_EVENT_INT_ENA RMT_CH1_TX_THR_EVENT_INT_ENA RMT_CH0_TX_THR_EVENT_INT_ENA RMT_CH3_ERR_INT_ENA RMT_CH2_ERR_INT_ENA RMT_CH1_ERR_INT_ENA RMT_CH0_ERR_INT_ENA RMT_CH3_RX_END_INT_ENA RMT_CH2_RX_END_INT_ENA RMT_CH1_TX_END_INT_ENA RMT_CH0_TX_END_INT_ENA																
31														14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reset	
0														0																

**RMT\_CH $n$ \_TX\_END\_INT\_ENA** Write 1 to enable RMT\_CH $n$ \_TX\_END\_INT. (R/W)

**RMT\_CH $m$ \_RX\_END\_INT\_ENA** Write 1 to enable RMT\_CH $m$ \_RX\_END\_INT. (R/W)


**RMT\_CH $n/m$ \_ERR\_INT\_ENA** Write 1 to enable RMT\_CH $n/m$ \_ERR\_INT. (R/W)

**RMT\_CH $n$ \_TX\_THR\_EVENT\_INT\_ENA** Write 1 to enable RMT\_CH $n$ \_TX\_THR\_EVENT\_INT. (R/W)

**RMT\_CH $m$ \_RX\_THR\_EVENT\_INT\_ENA** Write 1 to enable RMT\_CH $m$ \_RX\_THR\_EVENT\_INT. (R/W)

**RMT\_CH $n$ \_TX\_LOOP\_INT\_ENA** Write 1 to enable RMT\_CH $n$ \_TX\_LOOP\_INT. (R/W)

**Register 35.12. RMT\_INT\_CLR\_REG (0x0044)**



**RMT\_CH $n$ \_TX\_END\_INT\_CLR** Write 1 to clear RMT\_CH $n$ \_TX\_END\_INT. (WT)

**RMT\_CH $m$ \_RX\_END\_INT\_CLR** Write 1 to clear RMT\_CH $m$ \_RX\_END\_INT. (WT)


**RMT\_CH $n/m$ \_ERR\_INT\_CLR** Write 1 to clear RMT\_CH $n/m$ \_ERR\_INT. (WT)

**RMT\_CH $n$ \_TX\_THR\_EVENT\_INT\_CLR** Write 1 to clear RMT\_CH $n$ \_TX\_THR\_EVENT\_INT. (WT)

**RMT\_CH $m$ \_RX\_THR\_EVENT\_INT\_CLR** Write 1 to clear RMT\_CH $m$ \_RX\_THR\_EVENT\_INT. (WT)

**RMT\_CH $n$ \_TX\_LOOP\_INT\_CLR** Write 1 to clear RMT\_CH $n$ \_TX\_LOOP\_INT. (WT)

**Register 35.13. RMT\_CH $n$ CARRIER\_DUTY\_REG ( $n$ : 0-1) (0x0048+0x4\* $n$ )**



**RMT\_CARRIER\_LOW\_CH $n$**  Configures carrier wave's low level clock period for channel  $n$ .  
Measurement unit: rmt\_sclk  
(R/W)

**RMT\_CARRIER\_HIGH\_CH $n$**  Configures carrier wave's high level clock period for channel  $n$ .  
Measurement unit: rmt\_sclk  
(R/W)

**Register 35.14. RMT\_CH $m$ \_RX\_CARRIER\_RM\_REG ( $m$ : 2-3) (0x0048+0x4\* $m$ )**


**RMT\_CARRIER\_LOW\_THRES\_CH $m$**  Configures the low level period in a carrier modulation mode for channel  $m$ .

The low level period in a carrier modulation mode is (RMT\_CARRIER\_LOW\_THRES\_CH $m$  + 1) for channel  $m$ .

Measurement unit: clk\_div


(R/W)

**RMT\_CARRIER\_HIGH\_THRES\_CH $m$**  Configures the high level period in a carrier modulation mode for channel  $m$ .

The high level period in a carrier modulation mode is (REG\_RMT\_REG\_CARRIER\_HIGH\_THRES\_CH $m$  + 1) for channel  $m$ .

Measurement unit: clk\_div

(R/W)

**Register 35.15. RMT\_CH $n$ \_TX\_LIM\_REG ( $n$ : 0-1) (0x0058+0x4\* $n$ )**

**RMT\_TX\_LIM\_CH $n$**  Configures the maximum entries that channel  $n$  can send out. (R/W)

**RMT\_TX\_LOOP\_NUM\_CH $n$**  Configures the maximum loop count when Continuous TX mode is valid.  
(R/W)

**RMT\_TX\_LOOP\_CNT\_EN\_CH $n$**  Configures whether to enable loop count.  
0: No effect  
1: Enable  
(R/W)

**RMT\_LOOP\_COUNT\_RESET\_CH $n$**  Configures whether to reset the loop count when tx\_conti\_mode is valid.  
0: No effect  
1: Reset  
(WT)

**RMT\_LOOP\_STOP\_EN\_CH $n$**  Configures whether to enable the loop send stop function after the loop counter counts to loop number for channel  $n$ .  
0: No effect  
1: Enable  
(R/W)

## Register 35.16. RMT\_TX\_SIM\_REG (0x006C)

(reserved)																												RMT_TX_SIM_EN RMT_TX_SIM_CH1 RMT_TX_SIM_CH0				
31																											3	2	1	0		
0 0																												0	0	0	0	Reset

**RMT\_TX\_SIM\_CH $n$**  Configures whether to enable channel  $n$  to start sending data synchronously with other enabled channels.

0: No effect

1: Enable

(R/W)

**RMT\_TX\_SIM\_EN** Configures whether to enable multiple of channels to start sending data synchronously.

0: No effect

1: Enable

(R/W)

Register 35.17. RMT\_CH $m$ \_RX\_LIM\_REG ( $m$ : 2-3) (0x0058+0x4\* $m$ )

(reserved)																		RMT_CH $m$ _RX_LIM_REG		
31																	9	8	0	
0 0																		0x80		Reset

**RMT\_CH $m$ \_RX\_LIM\_REG** Configures the maximum entries that channel  $m$  can receive. (R/W)

## Register 35.18. RMT\_DATE\_REG (0x00CC)

(reserved)												RMT_DATE																		
31	28	27																												0
0 0 0 0			0x2006231																								Reset			

**RMT\_DATE** Version control register. (R/W)

## 36 Parallel IO Controller (PARL\_IO)

### 36.1 Introduction

ESP32-C6 contains a Parallel IO controller (PARLIO) capable of transferring data between external devices and internal memory on a parallel bus through GDMA. It is composed of a TX unit and an RX unit, which are fixed as a transmitter and a receiver respectively. With the two units combined, PARLIO achieves full-duplex communication.

Due to its flexibility, PARLIO can function as a general interface to connect various peripherals. For example, with SPI as the master device and PARLIO as the slave device, a peer-to-peer transfer can be achieved. For detailed application examples, refer to Section 36.7.

### 36.2 Glossary

This section covers terminology used to describe the functionality of PARLIO.

<b>RX unit</b>	Module in PARLIO responsible for receiving data from external parallel bus and storing them into internal memory.
<b>TX unit</b>	Module in PARLIO responsible for transmitting data from internal memory to external parallel bus.
<b>RXD</b>	Parallel data received from the IO interface of the RX unit.
<b>TXD</b>	Parallel data sent to the IO interface of the TX unit.
<b>Frame</b>	Transferred data unit from the moment the START signal is set to the moment the End of Frame (EOF) signal is received.
<b>Free-running clock</b>	Clock that toggles continuously. Otherwise, the clock only toggles during the period when valid data is received and remains constant for the rest of the time.
<b>GDMA SUC EOF</b>	Signal that indicates GDMA successful end of frame. When GDMA receives this signal, a GDMA interrupt will be triggered, indicating that the current frame is correct and the receive is finished.
<b>GDMA ERR EOF</b>	Signal that indicates GDMA error end of frame. When GDMA receives this signal, a GDMA interrupt will be triggered, indicating that the current frame has error and the receive is finished.
<b>CDC</b>	Clock domain crossing.

### 36.3 Features

The PARLIO module has the following main features:

- Variety of clock sources:
  - Including external IO clock PAD\_CLK and internal system clocks XTAL\_CLK, PLL\_F240M\_CLK, and RC\_FAST\_CLK
  - Maximum clock frequency of 40 MHz
  - Integer clock frequency division
- 1/2/4/8/16-bit configurable data bus width

- Half-duplex communication with 16-bit data bus width and full-duplex communication with 8-bit data bus width
- Bit reordering in 1/2/4-bit data bus width mode
- RX unit for receiving IO parallel data, which supports:
  - RX unit input clock inverse
  - Variety of receive modes
  - Configurable GDMA SUC EOF generation
  - Configurable IO pin of external enable signal
- TX unit for sending IO parallel data, which supports:
  - TX unit output clock inverse
  - Valid signal output
  - Configurable bus idle value

## 36.4 Architectural Overview




Figure 36-1. PARLIO Architecture

Figure 36-1 shows the architecture of PARLIO. In addition to the RX unit and the TX unit, a group of status configuration registers is also included.

The RX unit converts RXD into an asynchronous FIFO interface, which synchronizes RXD to the AHB clock domain. RXD is then converted to a standard GDMA interface and sent to the internal memory.

The TX unit fetches data from internal memory through GDMA and converts the GDMA interface into an asynchronous FIFO interface. The asynchronous FIFO synchronizes the data to the TX Core clock domain and converts the data to TXD for parallel IO bus output.

## 36.5 Functional Description

### 36.5.1 Clock Generator

There are four input clock domains in PARLIO, namely, RX Core, TX Core, AHB, and APB.

The status configuration register group works in the APB clock domain.

The GDMA interface logic works in the AHB clock domain.

RX Core and TX Core clock domains each have four clock sources for selection, i.e., the internal system clock sources XTAL\_CLK, RC\_FAST\_CLK, PLL\_F240M\_CLK, and the external clock source (PAD\_CLK\_TX/RX), as shown in Figure 36-2. Clock sources can be selected by configuring `PCR_PARL_CLK_RX_SEL` and `PCR_PARL_CLK_TX_SEL`. The clock can be divided by configuring `PCR_PARL_CLK_RX_DIV_NUM` and `PCR_PARL_CLK_TX_DIV_NUM`. The clock division factor can be configured up to  $(2^{16} - 1)$ .

The input clock of the RX unit can be inverted. The operating clock of the TX unit can also be inverted before being output to IO.




Figure 36-2. PARLIO Clock Generation

### 36.5.2 Clock & Reset Restriction

Due to the versatility of PARLIO, the PAD clocks of PARLIO may come from different masters (external devices or internal clock sources). These clocks might be either free-running clock or not. If the clock is not free-running, some internal control signals of PARLIO cannot process CDC, so there are certain restrictions during the operation.

1. During the reset of the asynchronous FIFO, it takes two clock cycles to synchronize within AHB clock domain and Core clock domain. Therefore, if the reset of AHB clock domain is performed with a clock that



is not free-running, the reset synchronization must be performed two clock cycles in advance. The specific operation is as follows:

- **Scenario 1:** The current frame transfer is based on free-running clock, but the next frame transfer is not based on free-running clock.  
**Operation:** Users can reset the next frame transfer before switching to the clock that is not free-running. After the reset is completed, users can switch the clock.
- **Scenario 2:** The current frame transfer is not based on free-running clock, but the next frame transfer is based on free-running clock.  
**Operation:** The next frame can be reset freely. Users only need to ensure that there is an interval of two clock cycles between the reset and the start of the transfer.
- **Scenario 3:** Both the current and next frame transfers are not based on free-running clock.  
**Operation:** If the next frame transfer needs to be reset, users need to first switch to the internal free-running clock, and then switch to the actual clock after the reset is completed.

2. Due to the restrictions caused by a clock that is not free-running, [PARL\\_IO\\_RX\\_START](#) and [PARL\\_IO\\_TX\\_START](#) cannot perform CDC processing. Therefore, it is necessary to wait until [PARL\\_IO\\_RX\\_START](#) and [PARL\\_IO\\_TX\\_START](#) are stable before starting the data transfer, otherwise the transfer might enter a metastable state.

Here are the specific operation steps in the RX unit:

- Clear [PCR\\_PARL\\_CLK\\_RX\\_EN](#) to turn off RX Core clock domain;
- Write 1 to [PARL\\_IO\\_RX\\_START](#);
- Set [PCR\\_PARL\\_CLK\\_RX\\_EN](#) to turn on RX Core clock domain;
- Operate the external device to start sending data;
- Clear [PCR\\_PARL\\_CLK\\_RX\\_EN](#) to turn off RX Core clock domain;
- Write 0 to [PARL\\_IO\\_RX\\_START](#).

Here are the specific operation steps in the TX unit:

- Clear [PCR\\_PARL\\_CLK\\_TX\\_EN](#) to turn off TX Core clock domain;
- Write 1 to [PARL\\_IO\\_TX\\_START](#);
- Set [PCR\\_PARL\\_CLK\\_TX\\_EN](#) to turn on TX Core clock domain;
- Operate the external device to start receiving data;
- Clear [PCR\\_PARL\\_CLK\\_TX\\_EN](#) to turn off TX Core clock domain;
- Write 0 to [PARL\\_IO\\_TX\\_START](#).

3. Reset should follow the requirements below:

- The clock reset during the chip start-up should follow the sequence below:
  - First reset APB clock domain;
  - Then reset AHB clock domain;
  - Finally reset Core clock domain.
- Inter-frame transfer requires Core clock domain reset and async FIFO reset.

### 36.5.3 Master-Slave Mode

The TX unit can function as both master and slave while the RX unit can only function as slave.

When the TX unit serves as master, it is necessary to set the internal free-running clock as the clock source. The TX unit drives TXD on the rising edge of the clock.

When the TX unit functions as a slave device, there are three scenarios:

- **Scenario 1:** The clock sent by the master device is a free-running clock.  
**Requirement:** There is no requirement for the acquisition edge of the master clock.
- **Scenario 2:** The clock sent by the master device is not a free-running clock, and the clock waveform is as shown in Figure 36-3.  
**Requirement:** The master clock should capture TXD at the falling edge.




Figure 36-3. Master Clock Positive Waveform

- **Scenario 3:** The clock sent by the master device is not a free-running clock, and the clock waveform is as shown in Figure 36-4.  
**Requirement:** The master device should invert the original clock and convert it to the waveform as Figure 36-3 shows before output.




Figure 36-4. Master Clock Negative Waveform

For the RX unit which can only function as slave, the following three scenarios can occur:

- **Scenario 1:** The clock sent by the master device is a free-running clock.  
**Requirement:** There is no requirement for the acquisition edge of the master clock, and the valid data is subject to the external enable signal.
- **Scenario 2:** The clock sent by the master device is not a free-running clock, and the clock waveform is as shown in Figure 36-3.  
**Requirement:** It is required for the master device to drive the data at the rising edge and the RX unit to capture the data at the falling edge (i.e., to inverse the master clock).
- **Scenario 3:** The clock sent by the master device is not a free-running clock, and the clock waveform is as shown in Figure 36-4.  
**Requirement:** It is required for the master device to drive the data at the falling edge and the RX unit to capture the data at the rising edge (i.e., to use the original master clock).

### 36.5.4 Receive Modes of the RX Unit

PARLIO supports 15 receive modes, which can be divided into three major categories according to the enable signal:

- Level Enable mode: data received is enabled by the external signal level;
- Pulse Enable mode: data received is enabled by the external signal pulse;
- Software Enable mode: the enable signal of data received can be configured by users directly.

### 36.5.4.1 Level Enable Mode

Level Enable mode can be divided into two sub-modes depending on the active level of the external enable signal, as shown in Figure 36-5.

In both cases, an active level on the external enable signal must be aligned with valid data. Since the external level enable signal occupies one IO pin, there are at most 15 IO pins left usable for RXD.



Mode	Sub-mode	Description
<b>LEVEL_ENABLE</b>	sub-mode 1	<b>signal level high</b>
		
	sub-mode 2	<b>signal level low</b>
		

Figure 36-5. Sub-Modes of Level Enable Mode for RX Unit

### 36.5.4.2 Pulse Enable Mode

Pulse Enable mode can be divided into 12 sub-modes depending on the pulse active level and its alignment with valid data. For detailed classification, see Figure 36-6.

Sub-modes 1 ~ 8 all contain start pulse and end pulse. The difference lies in whether start pulse and end pulse are aligned with valid data.

Sub-modes 9 ~ 12 only contain start pulse and the end of valid data is signaled by configuring [PARL\\_IO\\_RX\\_DATA\\_BYTELEN](#).

Since the external pulse enable signal occupies one IO pin, there are at most 15 IO pins left usable for RXD. However, in sub-modes 4, 8, 10, and 12, as the data is considered valid before the pulse's first edge and after the pulse's last edge, the enable signal IO pin can serve as a data IO pin at the same time. Therefore, there are 16 IO pins usable for RXD in these two sub-modes.













Mode	Sub-mode	Description
<b>PULSE_ENABLE</b>	sub-mode 1	<i>pulse start(data bit include) &amp; pulse end(data bit include)</i>
		
	sub-mode 2	<i>pulse start(data bit include) &amp; pulse end(data bit exclude)</i>
		
	sub-mode 3	<i>pulse start(data bit exclude) &amp; pulse end(data bit include)</i>
		
	sub-mode 4	<i>pulse start(data bit exclude) &amp; pulse end(data bit exclude)</i>
		
	sub-mode 5	<i>pulse start(data bit include) &amp; pulse end(data bit include)</i>
		
	sub-mode 6	<i>pulse start(data bit include) &amp; pulse end(data bit exclude)</i>
		
sub-mode 7	<i>pulse start(data bit exclude) &amp; pulse end(data bit include)</i>	
		
sub-mode 8	<i>pulse start(data bit exclude) &amp; pulse end(data bit exclude)</i>	
		
sub-mode 9	<i>pulse start(data bit include) &amp; length end</i>	
		
sub-mode 10	<i>pulse start(data bit exclude) &amp; length end</i>	
		
sub-mode 11	<i>pulse start(data bit include) &amp; length end</i>	
		
sub-mode 12	<i>pulse start(data bit exclude) &amp; length end</i>	
		

Figure 36-6. Sub-Modes of Pulse Enable Mode for RX Unit

### 36.5.4.3 Software Enable Mode

The enable signal in Software Enable mode is determined by the internal configuration register. If users switch to this mode, the receive will only be activated when both `PARL_IO_RX_SW_EN` and `PARL_IO_RX_START` are set to 1.

Since the enable signal does not occupy IO pins on the interface, there are at most 16 IO pins usable by the RXD. Due to the differences of clock domains, the enable signal cannot be aligned with valid data. Thus, the validity of data needs to be identified by the valid clock edge. In this case, the RX Core clock needs to be aligned with valid data.


Mode	Sub-mode	Description
<b>SW_ENABLE</b>	/	/
		

Figure 36-7. Sub-Mode of Software Enable Mode for RX Unit

### 36.5.5 RX Unit GDMA SUC EOF Generation

The RX unit generates a GDMA SUC EOF signal to indicate the end of current frame transfer and send it to the GDMA interface. GDMA SUC EOF can be generated by an external enable signal or by the internally configured byte length.

- When GDMA SUC EOF is generated by the internally configured byte length, there is no restriction on the receive mode selection. However, [PARL\\_IO\\_RX\\_DATA\\_BYTELEN](#) must be configured. If the configured value of [PARL\\_IO\\_RX\\_DATA\\_BYTELEN](#) is less than the actual received data, the GDMA SUC EOF will be triggered in advance. In this case, the RX unit stops reading data from the FIFO, but the FIFO continues to receive external data until an [RX\\_FIFO\\_WFULL\\_INTR](#) interrupt is triggered.
- When GDMA SUC EOF is generated by the external enable signal, only sub-modes 1, 3, 5, and 7 of Pulse Enable mode can be selected. In this mode, the transfer is not affected by the value of [PARL\\_IO\\_RX\\_DATA\\_BYTELEN](#), and the transferred data of the frame is not limited.

### 36.5.6 RX Unit Timeout

The RX unit supports the receive timeout. When the timeout is triggered, a GDMA ERR EOF signal will be generated and sent to the GDMA interface to indicate the end of the receiving. Configure [PARL\\_IO\\_RX\\_TIMEOUT\\_THRESHOLD](#) to set the timeout threshold.

The timeout function is enabled by default and can be disabled by users. The upper threshold of the configurable timeout is  $(2^{16} - 1)$  cycles of AHB clock domain, and the lower threshold depends on the relative frequency relationship between AHB clock domain and RX Core clock domain. It is recommended to set a relatively large value for [PARL\\_IO\\_RX\\_TIMEOUT\\_THRESHOLD](#) to avoid undesired GDMA ERR EOF signals.

### 36.5.7 Valid Signal Output of TX Unit

The TX unit can generate a valid signal aligned with TXD. Configure [PARL\\_IO\\_TX\\_HW\\_VALID\\_EN](#) to choose whether to output it to TXD. The polarity of the valid signal is fixed to active high.

The valid output function is disabled by default. When enabled, the output valid signal occupies the MSB of the TXD, which means that no matter what the original value is, the 15th bit of TXD remains high and is output as the valid signal. However, the valid signal pin does not affect the bus width configuration. For example, if user configures data bus width as 1 bit, the valid output function can still be enabled with a fixed pin as TXD[15] while the data pin is TXD[0].

### 36.5.8 Bus Idle Value of TX Unit

The TX unit is regarded as in idle state when it is not transmitting data. It supports a configurable bus idle value.

The bus idle value is 0x0 by default, and its maximum configurable value is 0xFFFF. Note that the configured idle value should not conflict with other enabled functions. For example, when the MSB of TXD is used as the valid signal, users should avoid configuring the MSB of the idle value as 1.

### 36.5.9 Data Transfer in a Single Frame

The RX unit and the TX unit are transferred in the unit of bytes, i.e., a single frame transfers 1 byte of data at least.

When the RX unit generates GDMA EOF signals through byte length, the maximum length of the single-frame transmission is  $(2^{16} - 1)$  bytes. When the RX unit generates GDMA EOF signals through the enable signal from an external device, there is no limit to the amount of bytes of the single-frame transmission.

The TX unit only generates GDMA EOF signals through byte length, so the maximum length of a single frame transmission is  $(2^{16} - 1)$  bytes.

When the configured data bus width is 16 bit, the byte length must be configured as a multiple of 2 bytes.

Normally, PARLIO can perform full-duplex transfer. But when in 16-bit bus width mode, PARLIO can only perform half-duplex transfer due to the limitation of the IO numbers.

### 36.5.10 Bit Reordering in One Byte

The sequence of data within one byte can be reversed. Taking the RX unit as an example, when the configured bus width is 2 bit, the data needs to be packed into one byte before being written into the RX FIFO.

Presume that the original bit sequence is:

$$\{ \{ b_0, b_1 \}, \{ b_2, b_3 \}, \{ b_4, b_5 \}, \{ b_6, b_7 \} \}$$

If the bit reordering function is enabled, the sequence will be reordered to:

$$\{ \{ b_6, b_7 \}, \{ b_4, b_5 \}, \{ b_2, b_3 \}, \{ b_0, b_1 \} \}$$

## 36.6 Programming Procedures

### 36.6.1 Data Receiving Operation Process

This section introduces the programming procedure for receiving data in the RX unit. Perform the following procedure to receive parallel data from IO pins connected to external devices to be stored in the internal memory. For detailed description of the clock and reset operation restrictions in the RX unit, refer to Section 36.5.2.

1. Reset the RX unit. For specific reset scenarios and sequences, refer to Section 36.5.2.
2. Set `PARL_IO_RX_FIFO_WFULL_INT_CLR` and `PARL_IO_RX_FIFO_WFULL_INT_ENA`.
3. Select the RXD IO pins. If a PAD clock is used, the clock IO pin also needs to be configured.
4. Select the clock source and divide the clock by configuring PCR registers.
5. Turn off the clock of RX Core clock domain.
6. Select the receive mode and enable functions required as described in Sections 36.3 and 36.5.
7. Configure GDMA inlink list.
8. Set `PARL_IO_RX_REG_UPDATE` to synchronize the register signals.

9. Set [PARL\\_IO\\_RX\\_START](#).
10. Turn on the clock of RX Core clock domain.
11. Operate the external device to start sending data.
12. Poll the GDMA SUC EOF interrupt.
13. Clear the GDMA SUC EOF interrupt.
14. Turn off the clock of RX Core clock domain.
15. Clear [PARL\\_IO\\_RX\\_START](#).

### 36.6.2 Data Transmitting Operation Process

This section introduces the programming procedure for transmitting data in the TX unit. Perform the following procedure to transmit parallel data from internal memory to the IO pins connected to external devices. For detailed description of the clock and reset operation restrictions in the TX unit, refer to Section [36.5.2](#).

1. Reset the TX unit. For specific reset scenarios and sequences, refer to Section [36.5.2](#).
2. Set [PARL\\_IO\\_TX\\_FIFO\\_EMPTY\\_INT\\_CLR](#), [PARL\\_IO\\_TX\\_EOF\\_INT\\_CLR](#), [PARL\\_IO\\_TX\\_FIFO\\_EMPTY\\_INT\\_ENA](#), and [PARL\\_IO\\_TX\\_EOF\\_INT\\_ENA](#) consecutively.
3. Select the TXD IO pins. If a PAD clock is used, the clock IO PAD also needs to be configured.
4. Select the clock source and divide the clock by configuring PCR registers.
5. Turn off the clock of TX Core clock domain.
6. Select the functions required as described in Section [36.5](#).
7. Configure GDMA outlink list.
8. Poll the [PARL\\_IO\\_TX\\_READY](#).
9. Set [PARL\\_IO\\_TX\\_START](#).
10. Turn on the clock of TX Core clock domain.
11. Operate the external device to start receiving data.
12. Poll the [PARL\\_IO\\_TX\\_EOF\\_INT\\_ST](#).
13. Set [PARL\\_IO\\_TX\\_EOF\\_INT\\_CLR](#).
14. Turn off the clock of TX Core clock domain.
15. Clear [PARL\\_IO\\_TX\\_START](#).

## 36.7 Application Examples

This section introduces some PARLIO application examples and their detailed operation process. All peripherals used in the examples are from ESP series chips and can work with PARLIO to form a complete data path.

**Note:**

The data paths constructed in the examples may not be the optimal. For example, users can use the SPI peripherals on two identical ESP chips to complete the peer-to-peer transfer in real case instead of using PARLIO to work with SPI.

However, these examples demonstrate the flexibility of the PARLIO interface to a certain extent.

### 36.7.1 Co-working with SPI

In this example, external SPI sends data as a master device and PARLIO RX unit receives data as a slave device, and at the same time, PARLIO TX sends data as a master device and SPI receives data as a slave device, thus achieving a peer-to-peer serial data transfer.

- Follow the operation process below to achieve SPI transmit and PARLIO receive:
  - Configure SPI clock.
  - Configure SPI as the master device.
  - Configure signal pins. Connect FSPICLK to PAD\_CLK\_RX, FSPICS0 to RXD[16], and FSPID to RXD[0].
  - Write the data sent into the SPI buffer and configure the bit length of the data sent.
  - Set [SPI\\_UPDATE](#) to update the configured register value.
  - Reset PARLIO RX unit.
  - Configure PARLIO RX unit clock.
  - Turn off the PARLIO RX Core clock domain.
  - Configure PARLIO receive mode as sub-mode 1 of Level Enable mode. Configure RX unit data bus width as 1 bit. Configure [PARL\\_IO\\_RX\\_DATA\\_BYTELEN](#) according to the sending length of SPI. Set [PARL\\_IO\\_RX\\_REG\\_UPDATE](#).
  - Configure PARLIO GDMA inlink list.
  - Set [PARL\\_IO\\_RX\\_START](#).
  - Turn on the PARLIO RX Core clock domain.
  - Set [SPI\\_USR](#) to start transmitting data of SPI.
  - Poll GDMA SUC EOF interrupt.
  - Clear [PARL\\_IO\\_RX\\_START](#).
- Follow the operation process below to achieve PARLIO transmit and SPI receive:
  - Configure SPI clock.
  - Configure SPI as the slave device.
  - Configure signal pins. Connect FSPICLK to PAD\_CLK\_TX, FSPICS0 to TXD[16], and FSPID to TXD[0].
  - Set [SPI\\_RD\\_BIT\\_ORDER](#) to invert the bit order.
  - Set [SPI\\_UPDATE](#) to update the configured register value.
  - Reset PARLIO TX unit.
  - Set [PARL\\_IO\\_TX\\_EOF\\_INT\\_CLR](#) and [PARL\\_IO\\_TX\\_EOF\\_INT\\_ENA](#).
  - Configure PARLIO TX unit clock.
  - Turn off the clock of TX Core clock domain.



- Configure data bus width as 1 bit. Write 1 to [PARL\\_IO\\_TX\\_HW\\_VALID\\_EN](#). Configure [PARL\\_IO\\_TX\\_BYTELEN](#).
- Configure GDMA outlink list.
- Poll [PARL\\_IO\\_TX\\_READY](#).
- Write 1 to [PARL\\_IO\\_TX\\_START](#).
- Turn on the clock of TX Core clock domain.
- Start data transfer.
- Poll [PARL\\_IO\\_TX\\_EOF\\_INT\\_ST](#).
- Set [PARL\\_IO\\_TX\\_EOF\\_INT\\_CLR](#).
- Turn off the clock of TX Core clock domain.
- Clear [PARL\\_IO\\_TX\\_START](#).

### 36.7.2 Co-working with I2S

In this example, external I2S sends data as a master device and PARLIO RX unit receives data as a slave device. PARLIO supports the transmission of the I2S TDM MSB alignment standard and the TDM PCM standard. When the I2S transfer protocol is the TDM MSB alignment standard, it is required to configure the receive mode of PARLIO as Level Enable mode. When the I2S transfer protocol is the TDM PCM standard, it is required to configure the receive mode of PARLIO as the sub-mode 10 of Pulse Enable mode.

This section takes the TDM PCM alignment standard as an example. The specific operation process is as follows:

1. Configure I2S clock.
2. Configure signal pins. Connect I2SO\_BCK\_out to PAD\_CLK\_RX, I2SO\_WS\_out to RXD[16], and I2SO\_Data\_out to RXD[0].
3. Configure I2S as the master device.
4. Configure the I2S TX data mode and channel mode required. Set [I2S\\_TX\\_UPDATE](#).
5. Reset I2S TX unit and TX FIFO.
6. Enable [I2S\\_TX\\_DONE\\_INT](#).
7. Configure I2S GDMA outlink list.
8. Set [I2S\\_TX\\_STOP\\_EN](#).
9. Reset PARLIO RX unit.
10. Configure PARLIO RX unit clock.
11. Turn off PARLIO RX Core clock domain.
12. Configure PARLIO receive mode as sub-mode 10 of Pulse Enable mode. Configure the RX unit data bus width as 1 bit. Configure [PARL\\_IO\\_RX\\_DATA\\_BYTELEN](#) according to the length of the data sent by I2S. Set [PARL\\_IO\\_RX\\_REG\\_UPDATE](#).
13. Configure PARLIO GDMA inlink list.

14. Set [PARL\\_IO\\_RX\\_START](#).
15. Turn on PARLIO RX Core clock domain.
16. Set [I2S\\_TX\\_START](#) to start transmitting data.
17. Poll [I2S\\_TX\\_DONE\\_INT](#).
18. Poll GDMA SUC EOF interrupt.
19. Clear [I2S\\_TX\\_START](#).
20. Clear [PARL\\_IO\\_RX\\_START](#).

### 36.7.3 Co-working with Camera

**Note:**

ESP32-C6 does not support camera interface. For detailed descriptions about Camera control register fields mentioned below, please refer to the documentation of corresponding ESP series chips.

In this example, PARLIO TX unit sends data as a master device and external camera controller receives data as a slave device. 8-bit parallel data is transferred between devices. The specific operation process is as follows:

1. Configure Camera system clock. The internal clock frequency should be larger than twice the frequency of the PARLIO output clock.
2. Configure signal pins. Connect CLK\_TX\_out to CAM\_PCLK, TXD[7:0] to CAM\_Data\_in[7:0], TXD[8] to CAM\_H\_ENABLE, TXD[9] to CAM\_V\_SYNC, and TXD[10] to CAM\_H\_SYNC.
3. Set or clear LCD\_CAM\_CAM\_VH\_DE\_MODE\_EN according to the control signal HSYNC.
4. Set the RX channel mode and RX data mode required, then set the bit LCD\_CAM\_CAM\_UPDATE.
5. Reset Camera Unit and Async FIFO.
6. Enable LCD\_CAM\_CAM\_HS\_INT and LCD\_CAM\_CAM\_VSYNC\_INT.
7. Configure GDMA inlink list, and set the length of RX data in LCD\_CAM\_CAM\_REC\_DATA\_BYTELEN.
8. Set LCD\_CAM\_CAM\_START.
9. Reset PARLIO TX unit.
10. Set [PARL\\_IO\\_TX\\_FIFO\\_EMPTY\\_INT\\_CLR](#), [PARL\\_IO\\_TX\\_EOF\\_INT\\_CLR](#), [PARL\\_IO\\_TX\\_FIFO\\_EMPTY\\_INT\\_ENA](#), and [PARL\\_IO\\_TX\\_EOF\\_INT\\_ENA](#) consecutively.
11. Configure PARLIO TX unit clock.
12. Turn off the clock of TX Core clock domain.
13. Configure data bus width as 16 bit. Configure [PARL\\_IO\\_TX\\_BYTELEN](#).
14. Configure GDMA outlink list. Note that the data sent in the linked list should conform to the Camera format. The lower eight bits are valid parallel data. The 9th, 10th, and 11th bits are respectively CAM\_H\_ENABLE, CAM\_V\_SYNC, and CAM\_H\_SYNC. The MSB is the constant 1. The remaining bits are arbitrary values.
15. Poll [PARL\\_IO\\_TX\\_READY](#).
16. Write 1 to [PARL\\_IO\\_TX\\_START](#).

17. Turn on the clock of TX Core clock domain.
18. Start data transfer.
19. Poll [PARL\\_IO\\_TX\\_EOF\\_INT\\_ST](#).
20. Set [PARL\\_IO\\_TX\\_EOF\\_INT\\_CLR](#).
21. Turn off the clock of TX Core clock domain.
22. Clear [PARL\\_IO\\_TX\\_START](#).

## 36.8 Interrupts

- [TX\\_FIFO\\_EMPTY\\_INT](#): Triggered when TX FIFO is empty. This interrupt indicates that there might be error in the data sent by TX.
- [RX\\_FIFO\\_WFULL\\_INT](#): Triggered when RX FIFO is full. This interrupt indicates that there might be error in the data received by RX.
- [TX\\_EOF\\_INT](#): Triggered when TX finishes sending a complete frame of data.

## 36.9 Register Summary

The addresses in this section are relative to Parallel IO Controller base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>PARLIO RX Configuration Registers</b>			
<a href="#">PARL_IO_RX_CFG0_REG</a>	PARLIO RX module configuration register 0	0x0000	R/W
<a href="#">PARL_IO_RX_CFG1_REG</a>	PARLIO RX module configuration register 1	0x0004	varies
<b>PARLIO TX Configuration Registers</b>			
<a href="#">PARL_IO_TX_CFG0_REG</a>	PARLIO TX module configuration register 0	0x0008	R/W
<a href="#">PARL_IO_TX_CFG1_REG</a>	PARLIO TX module configuration register 1	0x000C	R/W
<b>PARLIO TX Status Register</b>			
<a href="#">PARL_IO_ST_REG</a>	PARLIO module status register 0	0x0010	RO
<b>PARLIO Interrupt Configuration and Status Registers</b>			
<a href="#">PARL_IO_INT_ENA_REG</a>	PARLIO interrupt enable register	0x0014	R/W
<a href="#">PARL_IO_INT_RAW_REG</a>	PARLIO interrupt raw register	0x0018	R/SS/WTC
<a href="#">PARL_IO_INT_ST_REG</a>	PARLIO interrupt status register	0x001C	RO
<a href="#">PARL_IO_INT_CLR_REG</a>	PARLIO interrupt clear register	0x0020	WT
<b>PARLIO Clock Gating Configuration Register</b>			
<a href="#">PARL_IO_CLK_REG</a>	PARLIO clock configuration register	0x0120	R/W
<b>PARLIO Version Register</b>			
<a href="#">PARL_IO_VERSION_REG</a>	Version control register	0x03FC	R/W

## 36.10 Registers

The addresses in this section are relative to Parallel IO Controller base address provided in Table 4-2 in Chapter 4 *System and Memory*.

**Register 36.1. PARL\_IO\_RX\_CFG0\_REG (0x0000)**

PARL_IO_RX_FIFO_SRST		PARL_IO_RX_BUS_WID_SEL		PARL_IO_RX_BIT_PACK_ORDER		PARL_IO_RX_CLK_EDGE_SEL		PARL_IO_RX_SMP_MODE_SEL		PARL_IO_RX_LEVEL_SUBMODE_SEL		PARL_IO_RX_PULSE_SUBMODE_SEL		PARL_IO_RX_SW_EN		PARL_IO_RX_DATA_BYTELEN		PARL_IO_RX_START		PARL_IO_RX_EOF_GEN_SEL		
31	30	28	27	26	25	24	23	22	19	18	17			2	1	0						
0	0	0	0	0x0	0	0	0	0	0	0	0	0x00		0	0	0					Reset	

**PARL\_IO\_RX\_EOF\_GEN\_SEL** Configures the generating mechanism of GDMA SUC EOF.

0: Generate GDMA SUC EOF by the configured data byte length

1: Generate GDMA SUC EOF by the external enable signal

(R/W)

**PARL\_IO\_RX\_START** Configures whether to start RX global data sampling.

0: No effect

1: Start

(R/W)

**PARL\_IO\_RX\_DATA\_BYTELEN** Configures data byte length received by RX. (R/W)

**PARL\_IO\_RX\_SW\_EN** Configures whether to enable software data sampling.

0: Disable

1: Enable

(R/W)

**PARL\_IO\_RX\_PULSE\_SUBMODE\_SEL** Configures Pulse Enable sub-mode.

0: Positive pulse start (data bit included) & Positive pulse end (data bit included)

1: Positive pulse start (data bit included) & Positive pulse end (data bit excluded)

2: Positive pulse start (data bit excluded) & Positive pulse end (data bit included)

3: Positive pulse start (data bit excluded) & Positive pulse end (data bit excluded)

4: Positive pulse start (data bit included) & Length end

5: Positive pulse start (data bit excluded) & Length end

6: Negative pulse start (data bit included) & Negative pulse end (data bit included)

7: Negative pulse start (data bit included) & Negative pulse end (data bit excluded)

8: Negative pulse start (data bit excluded) & Negative pulse end (data bit included)

9: Negative pulse start (data bit excluded) & Negative pulse end (data bit excluded)

10: Negative pulse start (data bit included) & Length end

11: Negative pulse start (data bit excluded) & Length end

(R/W)

**Continued on the next page...**

**Register 36.1. PARL\_IO\_RX\_CFG0\_REG (0x0000)**

Continued from the previous page...

**PARL\_IO\_RX\_LEVEL\_SUBMODE\_SEL** Configures whether to sample data at high or low level of the external enable signal.

0: At high level

1: At low level

(R/W)

**PARL\_IO\_RX\_SMP\_MODE\_SEL** Configures RX data sampling mode.

0: External Level Enable mode

1: External Pulse Enable mode

2: Internal Software Enable mode

(R/W)

**PARL\_IO\_RX\_CLK\_EDGE\_SEL** Configures whether to invert the RX input clock.

0: Not invert

1: Invert

(R/W)

**PARL\_IO\_RX\_BIT\_PACK\_ORDER** Configures the packing order to pack bits into 1 byte when data bus width is 4/2/1 bit.

0: Pack from MSB

1: Pack from LSB

(R/W)

**PARL\_IO\_RX\_BUS\_WID\_SEL** Configures RX data bus width.

0: 16 bit

1: 8 bit

2: 4 bit

3: 2 bit

4: 1 bit

(R/W)

**PARL\_IO\_RX\_FIFO\_SRST** Configures whether to enable soft reset of async FIFO in the RX unit.

0: Disable

1: Enable

(R/W)

## Register 36.2. PARL\_IO\_RX\_CFG1\_REG (0x0004)

<i>PARL_IO_RX_TIMEOUT_THRESHOLD</i>																<i>PARL_IO_RX_EXT_EN_SEL</i>								<i>(reserved)</i>				<i>PARL_IO_RX_TIMEOUT_EN</i> <i>PARL_IO_RX_REG_UPDATE</i>				<i>(reserved)</i>			
31																16	15					12	11					4	3	2	1	0			
0xff																0xf				0 0 0 0 0 0 0 0				0 0 0 0				1 0 0 0				Reset			

**PARL\_IO\_RX\_REG\_UPDATE** Configures whether to update RX register configuration signals.

- 0: No effect
  - 1: Update
- (WT)

**PARL\_IO\_RX\_TIMEOUT\_EN** Configures whether to enable timeout counter to generate GDMA ERR EOF.

- 0: Disable
  - 1: Enable
- (R/W)

**PARL\_IO\_RX\_EXT\_EN\_SEL** Configures RX external enable signal from one of the 16 IO pins. (R/W)

**PARL\_IO\_RX\_TIMEOUT\_THRESHOLD** Configures RX threshold of timeout counter.

- Measurement unit: AHB clock cycle
- (R/W)



## Register 36.3. PARL\_IO\_TX\_CFG0\_REG (0x0008)

(reserved)		PARL_IO_TX_FIFO_SRST		PARL_IO_TX_BUS_WID_SEL		PARL_IO_TX_BIT_UNPACK_ORDER		PARL_IO_TX_SMP_EDGE_SEL		(reserved)		PARL_IO_TX_HW_VALID_EN		PARL_IO_TX_START		(reserved)		PARL_IO_TX_BYTELEN		(reserved)		
31	30	29	27	26	25	24	21	20	19	18	17									2	1	0
0	0	0	0	0	0	0	0	0	0	0	0										0	0

Reset

**PARL\_IO\_TX\_BYTELEN** Configures the byte length of the data sent by TX. (R/W)

**PARL\_IO\_TX\_START** Configures whether to start TX global data output.

0: No effect

1: Start

(R/W)

**PARL\_IO\_TX\_HW\_VALID\_EN** Configures whether to enable TX hardware data valid signal.

0: Disable

1: Enable

(R/W)

**PARL\_IO\_TX\_SMP\_EDGE\_SEL** Configures whether to invert the TX output clock

0: Not invert

1: Invert (R/W)

**PARL\_IO\_TX\_BIT\_UNPACK\_ORDER** Configures the unpacking order to unpack bits from 1 byte when data bus width is 4/2/1 bit.

0: Unpack from MSB

1: Unpack from LSB

(R/W)

**PARL\_IO\_TX\_BUS\_WID\_SEL** Configures TX data bus width.

0: 16 bit

1: 8 bit

2: 4 bit

3: 2 bit

4: 1 bit

(R/W)

Continued on the next page...

**Register 36.3. PARL\_IO\_TX\_CFG0\_REG (0x0008)**

Continued from the previous page...


**PARL\_IO\_TX\_FIFO\_SRST** Configures whether to enable soft reset of async FIFO in the TX unit.

0: Disable

1: Enable


(R/W)

**Register 36.4. PARL\_IO\_TX\_CFG1\_REG (0x000C)**



**PARL\_IO\_TX\_IDLE\_VALUE** Configures the data value on TX bus when in idle state. (R/W)

**Register 36.5. PARL\_IO\_ST\_REG (0x0010)**



**PARL\_IO\_TX\_READY** Represents the status of TX.


0: Not ready

1: Ready

(RO)



**Register 36.8. PARL\_IO\_INT\_ST\_REG (0x001C)**




**PARL\_IO\_TX\_FIFO\_EMPTY\_INT\_ST** The masked interrupt status of [TX\\_FIFO\\_EMPTY\\_INT](#). (RO)

**PARL\_IO\_RX\_FIFO\_WFULL\_INT\_ST** The masked interrupt status of [RX\\_FIFO\\_WFULL\\_INT](#). (RO)

**PARL\_IO\_TX\_EOF\_INT\_ST** The masked interrupt status of [TX\\_EOF\\_INT](#). (RO)

**Register 36.9. PARL\_IO\_INT\_CLR\_REG (0x0020)**




**PARL\_IO\_TX\_FIFO\_EMPTY\_INT\_CLR** Write 1 to clear [TX\\_FIFO\\_EMPTY\\_INT](#). (WT)

**PARL\_IO\_RX\_FIFO\_WFULL\_INT\_CLR** Write 1 to clear [RX\\_FIFO\\_WFULL\\_INT](#). (WT)


**PARL\_IO\_TX\_EOF\_INT\_CLR** Write 1 to clear [TX\\_EOF\\_INT](#). (WT)

**Register 36.10. PARL\_IO\_CLK\_REG (0x0120)**



**PARL\_IO\_CLK\_EN** Configures whether to force clock on for this register file.  
 0: No effect  
 1: Force clock on  
 (R/W)

**Register 36.11. PARL\_IO\_VERSION\_REG (0x03FC)**



**PARL\_IO\_DATE** Version control register. (R/W)

## 37 On-Chip Sensor and Analog Signal Processing

### 37.1 Overview

ESP32-C6 provides the following on-chip sensor and analog signal processing peripherals:

- One 12-bit Successive Approximation ADC (SAR ADC) for measuring analog signals from seven channels;
- One temperature sensor for measuring the internal temperature of the ESP32-C6 chip.

### 37.2 SAR ADC

#### 37.2.1 Overview

ESP32-C6 integrates a 12-bit SAR ADC which is able to measure analog signals from up to seven pins. It is also possible to measure internal signals, such as VDD33. The SAR ADC is managed by the DIG ADC controller, which drives the [Digital\\_reader](#) to sample channel voltages by SAR ADC. It supports high-performance multi-channel scanning and DMA continuous conversion.

#### 37.2.2 Features

- 12-bit sampling resolution
- Analog voltage sampling from up to seven pins
- DIG ADC controller:
  - Separate control modules for one-time sampling and multi-channel scanning
  - Configurable channel scanning sequence in multi-channel scanning mode
  - Two filters with configurable filter coefficient
  - Threshold monitoring, which helps to trigger an interrupt when the sampled value is greater than the pre-set high threshold or less than the pre-set low threshold
  - DMA

#### 37.2.3 Functional Description

The major components of SAR ADC and their interconnections are shown in [Figure 37-1](#).




Figure 37-1. SAR ADCs Function Overview

As shown in Figure 37-1, the SAR ADC module provides the following functions and consists of the following components:

- Measures voltages from up to seven channels.
- Clock management: selects clock sources and their dividers:
  - Clock sources: can be XTAL\_CLK, RC\_FAST\_CLK, or PLL\_F80M\_CLK;
  - Divided Clocks:
    - \* SAR\_CLK: operating clock for SAR ADC and Digital\_reader (the control signal generator for analog circuit). Note that the divider (sar\_div) of SAR\_ADC must be no less than 15;
    - \* ADC\_CTRL\_CLK: operating clock for DIG ADC FSM and other logic circuits except for APB interface and Digital\_reader.
- Digital\_reader (driven by DIG ADC FSM): reads data from SAR ADC.
- DIG ADC FSM: generates the signals required throughout the ADC sampling process.
- Threshold monitor<sub>x</sub>: threshold monitor 1 and threshold monitor 2. The monitor<sub>x</sub> will trigger an interrupt when the sampled value is greater than the pre-set high threshold or less than the pre-set low threshold.

The following sections describe the individual components in details.

### 37.2.3.1 Input Signals

In order to sample an analog signal, the SAR ADC must first select the analog pin to measure via an internal multiplexer. A summary of all the analog signals that may be sent to the SAR ADC module for processing by ADC are presented in Table 37-1.

**Table 37-1. SAR ADC Input Signals**

Signal	Channel	ADC Selection
X32K_P (GPIO0)	0	SAR ADC
X32K_N (GPIO1)	1	
GPIO2	2	
GPIO3	3	
MTMS (GPIO4)	4	
MTDI (GPIO5)	5	
MTCK (GPIO6)	6	

### 37.2.3.2 ADC Conversion and Attenuation

When the SAR ADC converts an analog voltage, the resolution (12-bit) of the conversion spans voltage range from 0 mV to  $V_{ref}$ .  $V_{ref}$  is the SAR ADC's internal reference voltage. The output value of the conversion (data) is mapped to analog voltage  $V_{data}$  using the following formula:

$$V_{data} = \frac{V_{ref}}{4095} \times data$$

In order to convert voltages larger than  $V_{ref}$ , input signals can be attenuated before being input into the SAR ADC. The attenuation can be configured to 0 dB, 2.5 dB, 6 dB, and 12 dB.

### 37.2.3.3 DIG ADC Controller

The clock of the DIG ADC controller is quite fast, thus the sample rate is high. This controller supports:

- up to 12-bit sampling resolution
- software-triggered one-time sampling
- timer-triggered multi-channel scanning

The configuration of a one-time sampling triggered by the software is as follows:

- Set `APB_SARADC_ONETIME_SAMPLE` to select SAR ADC to perform a one-time sampling.
- Configure `APB_SARADC_ONETIME_CHANNEL` to select a channel to sample.
- Configure `APB_SARADC_ONETIME_ATTEN` to set attenuation.
- Configure `APB_SARADC_ONETIME_START` to start the one-time sampling.
- Upon completion of sampling, the `APB_SARADC_ADC_DONE_INT_RAW` interrupt is generated. Once this interrupt is detected, software can initiate reading of the sampled values from `APB_SARADC_ADC_DATA`.

If the timer-triggered multi-channel scanning is selected, follow the configuration below. Note that in this mode, the scan sequence is performed according to the configuration entered in the pattern table.



- Configure `APB_SARADC_TIMER_TARGET` to set the trigger target for DIG ADC timer. When the timer counting reaches two times of the pre-configured cycle number, a sampling operation is triggered.
- Configure `APB_SARADC_TIMER_EN` to enable the timer.
- When the timer times out, it drives FSM to start sampling according to the pattern table.
- Sampled data is automatically stored in memory via DMA. An interrupt is triggered once the scan is completed.

**Note:**

One-time sampling and multi-channel scanning can not be configured to perform at the same time.

### 37.2.3.4 DMA Support

DIG ADC controller supports direct memory access via the peripheral DMA, which is triggered by DIG ADC timer. Users can switch the DMA data path to DIG ADC by configuring `APB_SARADC_APB_ADC_TRANS` via software. For specific DMA configuration, please refer to Chapter 3 *GDMA Controller (GDMA)*.

### 37.2.3.5 DIG ADC FSM

#### Overview

Figure 37-2 shows the diagram of DIG ADC FSM.




Figure 37-2. Diagram of DIG ADC FSM

Wherein:

- Timer: a dedicated timer for DIG ADC controller to generate a sample\_start signal.
- pr: the pointer to pattern table entries. FSM sends out corresponding signals based on the configuration of the pattern table entry that the pointer points to.

Execution of the sampling process is as follows:

- Configure `APB_SARADC_TIMER_EN` to enable the DIG ADC timer. The timeout event of this timer triggers an sample\_start signal. This signal drives the FSM module to start sampling.
- When the FSM module receives the sample\_start signal, it starts the following operations:
  - Power up SAR ADC.
  - Configure the ADC channel and attenuation based on the pattern table entry that the current pr points to.
  - Output the corresponding en\_pad and atten signals to the analog side according to the configuration information.
  - Initiate the sar\_start signal and start sampling.
- When the FSM module receives the reader\_done signal from ADC Reader (Digital\_reader), it starts the following operations:
  - Stop sampling.
  - Transfer the data to the filter, and then threshold monitor transfers the data to memory via DMA (see Figure 37-1).
  - Update the pattern table pointer pr and wait for the next sampling. Note that if the pointer pr is smaller than `APB_SARADC_SAR_PATT_LEN` (table\_length), then  $pr = pr + 1$ . Otherwise, pr is cleared.

### Pattern Table

There is one pattern table in the controller, consisting of the `APB_SARADC_SAR_PATT_TAB1_REG` and `APB_SARADC_SAR_PATT_TAB2_REG` registers. See Figure 37-3 and Figure 37-4:

(reserved)								cmd0				cmd1				cmd2				cmd3				
31						24	23	18	17			12	11			6	5							0
0	0	0	0	0	0	0	0	0x0000				0x0000				0x0000							0x0000	

`cmd x` represents pattern table entries. `x` here is the index numbered from 0 ~ 3.

**Figure 37-3. APB\_SARADC\_SAR\_PATT\_TAB1\_REG and Pattern Table Entry 0 - Entry 3**

(reserved)								cmd4				cmd5				cmd6				cmd7				
31						24	23	18	17			12	11			6	5							0
0	0	0	0	0	0	0	0	0x0000				0x0000				0x0000							0x0000	

`cmd x` represents pattern table entries. `x` here is the index number from 4 ~ 7.

**Figure 37-4. APB\_SARADC\_SAR\_PATT\_TAB2\_REG and Pattern Table Entry 4 - Entry 7**

Each register consists of four 6-bit pattern table entries. Each entry is composed of three fields that contain the ADC channel and attenuation information, as shown in Table 37-5.

(reserved)		ch_sel		atten	
5	4	2	1	0	
0	xx		x	x	

**Figure 37-5. Pattern Table Entry**

**atten** Attenuation:

- 0: 0 dB
- 1: 2.5 dB
- 2: 6 dB
- 3: 12 dB

**ch\_sel** ADC channel, see Table 37-1.

### Configuration of multi-channel scanning

In this example, two channels are selected for multi-channel scanning:

- Channel 0 of SAR ADC, with the attenuation of 2.5 dB
- Channel 2 of SAR ADC, with the attenuation of 12 dB

The detailed configuration is as follows:

- Configure the first pattern table entry (cmd0):

(reserved)		ch_sel		atten	
5	4	2	1	0	
0	0		1		

**Figure 37-6. cmd1 configuration**

**atten** write the value of 1 to this field, to set the attenuation to 2.5 dB.

**ch\_sel** write the value of 0 to this field, to select channel 0 (see Table 37-1).

- Configure the second pattern table entry (cmd1):

(reserved)		ch_sel		atten	
5	4	2	1	0	
0	2		3		

**Figure 37-7. cmd0 Configuration**

**atten** write the value of 3 to this field, to set the attenuation to 12 dB.

**ch\_sel** write the value of 2 to this field, to select channel 2 (see Table 37-1).

- Configure `APB_SARADC_SAR_PATT_LEN` to 1, i.e., set pattern table length to (this value + 1 = 2). Then pattern table entries cmd0 and cmd1 will be used.

- Enable the timer, then DIG ADC controller starts scanning the two channels in cycles, as configured in the pattern table entries.

### DMA Data Format

The ADC eventually passes 32-bit data to the DMA. See the figure below.




Figure 37-8. DMA Data Format

**data** SAR ADC read value; 12-bit

**ch\_sel** Channel; 3-bit

### 37.2.3.6 ADC Filters

The DIG ADC controller provides two filters for automatic filtering of sampled ADC data. Both filters can be configured to any channel of the SAR ADC and then filter the sampled data for the target channel. The filter's formula is shown below:

$$data_{cur} = \frac{(k-1)data_{prev}}{k} + \frac{data_{in}}{k} - 0.5$$

- $data_{cur}$ : the filtered data value.
- $data_{in}$ : the sampled data value from the ADC.
- $data_{prev}$ : the last filtered data value.
- $k$ : the filter coefficient.

The filters are configured as follows:

- Configure `APB_SARADC_FILTER_CHANNEL $x$`  to select the ADC channel for filter  $x$ .
- Configure `APB_SARADC_FILTER_FACTOR $x$`  to set the coefficient for filter  $x$ .

Note that  $x$  is used here as the placeholder of filter index. 0: filter 0; 1: filter 1.

### 37.2.3.7 Threshold Monitoring

DIG ADC controller contains two threshold monitors that can be configured to monitor on any channel of the SAR ADC. A high threshold interrupt is triggered when the ADC sample value is larger than the pre-configured high threshold, and a low threshold interrupt is triggered if the sample value is lower than the pre-configured low threshold.

The configuration of threshold monitoring is as follows:

- Set `APB_SARADC_THRES $x$ _EN` to enable threshold monitor  $x$ ;
- Configure `APB_SARADC_THRES $x$ _LOW` to set a low threshold;
- Configure `APB_SARADC_THRES $x$ _HIGH` to set a high threshold;

- Configure `APB_SARADC_THRESx_CHANNEL` to select the channel to monitor.

Note that `x` is used here as the placeholder of monitor index. 0 stands for monitor 0 and 1 for monitor 1.

## 37.3 Temperature Sensor

### 37.3.1 Overview

ESP32-C6 provides a temperature sensor to monitor temperature changes inside the chip in real time. Figure 37-9 shows the internal structure of the temperature sensor.




Figure 37-9. Temperature Sensor Structure

### 37.3.2 Features

The temperature sensor has the following features:

- Software triggering, wherein the data can be read continuously once triggered
- Hardware automatic triggering and temperature monitoring
- Configurable temperature offset based on the environment to improve the accuracy
- Adjustable measurement range

### 37.3.3 Functional Description

The temperature sensor can be started by software as follows:

- Set `APB_SARADC_TSENS_PU` to start XPD\_SAR and to enable the temperature sensor; Set `PCR_TSENS_CLK_EN` to enable the temperature sensor clock;

- Wait for `APB_SARADC_TSENS_XPD_WAIT` clock cycles till the reset of the temperature sensor is released, then the sensor starts measuring the temperature;
- Wait for a while and then read the data from `APB_SARADC_TSENS_OUT`. The output value gradually approaches the actual temperature linearly as the measurement time increases.

The temperature sensor can also be automatically triggered to continuously monitor the temperature as follows:

- Set `APB_SARADC_TSENS_PU` to start `XPD_SAR` and to enable the temperature sensor; Set `PCR_TSENS_CLK_EN` to enable the temperature sensor clock;
- Wait for `APB_SARADC_TSENS_XPD_WAIT` clock cycles till the reset of the temperature sensor is released, then the sensor starts measuring the temperature;
- Configure `APB_SARADC_TSENS_SAMPLE_RATE` to set sample rate;
- Set `APB_SARADC_WAKEUP_MODE` to enable temperature monitor mode;
- Set `APB_SARADC_WAKEUP_EN` to enable temperature monitoring;
- Set `APB_SARADC_TSENS_SAMPLE_EN` to automatically start continuous temperature monitoring.

There are two wake-up modes for the temperature sensor to start automatic monitor:

- Absolute value mode:
  - Monitors the absolute value of the current temperature. Configure `APB_SARADC_WAKEUP_TH_LOW` and `APB_SARADC_WAKEUP_TH_HIGH` to set the temperature thresholds. Wake-up will be triggered if the sampled value exceeds the high threshold or is less than the low threshold.
- Incremental value mode:
  - Monitors the incremental value of the current temperature. If the temperature increment of two consecutive samplings exceeds the high threshold configured in `APB_SARADC_WAKEUP_TH_HIGH` or the temperature decrement of two consecutive samplings exceeds the low threshold configured in `APB_SARADC_WAKEUP_TH_LOW`, a wake-up will be triggered. For example, when `APB_SARADC_WAKEUP_TH_LOW` is configured as 8, if two consecutive sampling values are 28 and 19 respectively, i.e., the temperature decrement is 9, then a wake-up will be triggered.

The actual temperature (°C) can be obtained by converting the output of temperature sensor via the following formula:

$$T(^{\circ}C) = 0.4386 * VALUE - 27.88 * offset - 20.52$$

VALUE in the formula is the output of the temperature sensor, and the offset is determined by the temperature offset. The temperature offset varies in different actual environment (the temperature range). For details, refer to Table 37-2.

**Table 37-2. Temperature Offset**

Measurement Range (°C)	Temperature Offset (°C)
50 ~ 125	-2
20 ~ 100	-1
-10 ~ 80	0
-30 ~ 50	1
-40 ~ 20	2

### 37.3.4 ETM-Related Events and Tasks

Event Task Matrix (ETM) related events and tasks are two sets of hardware wires between the temperature sensor and ETM. Events are generated by the sensor and sent to ETM, whereas tasks are generated by ETM and sent to the sensor. Both event and task are single-cycle pulses. The events generated by the sensor can be used to trigger the tasks of the sensor itself or other peripherals without the CPU's intervention.

#### 37.3.4.1 ETM-Related Events

The temperature sensor can generate various events and send them to ETM. ETM peripheral can also receive a wide range of events and map them to different tasks, which triggers corresponding operations by peripherals. For more information about ETM, please refer to Chapter 10 *Event Task Matrix (ETM)*.

The temperature sensor can generate the following events related to ETM:

- `ADC_EVT_CONV_CMPLT $n$` : Generated when ADC completes a sampling.
- `ADC_EVT_EQ_ABOVE_THRESH $n$` : Generated when the ADC data is above the threshold.
- `ADC_EVT_EQ_BELOW_THRESH $n$` : Generated when the ADC data is below the threshold.
- `ADC_EVT_STARTED $n$` : Generated when ADC begins sampling; one-time sampling will not trigger this event.
- `ADC_EVT_STOPPED $n$` : Generated when ADC stops sampling, one-time sampling will not trigger this event.

#### 37.3.4.2 ETM Related Tasks

The temperature sensor can receive various tasks sent from ETM. When receiving a specific task (mapped from the event specified by configuring ETM), the sensor performs the corresponding operation specified by the task. For more information about ETM, please refer to Chapter 10 *Event Task Matrix (ETM)*.

The temperature sensor can receive the following tasks related to ETM:

- `ADC_TASK_SAMPLE $n$` : ADC starts one-time sampling when this task is triggered.
- `ADC_TASK_START $n$` : ADC starts continuous sampling when this task is triggered.
- `ADC_TASK_STOP $n$` : ADC stops sampling when this task is triggered.

## 37.4 Interrupts

- `APB_SARADC_ADC_DONE_INT`: Triggered when SAR ADC completes one data conversion.
- `APB_SARADC_THRES $x$ _HIGH_INT`: Triggered when the sampling value is higher than the high threshold of monitor  $x$ .
- `APB_SARADC_THRES $x$ _LOW_INT`: Triggered when the sampling value is lower than the low threshold of monitor  $x$ .
- `APB_SARADC_TSENS_INT`: Triggered when the temperature sample value exceeds the threshold.

## 37.5 Register Summary

The addresses in this section are relative to On-Chip Sensors and Analog Signal Processing base address provided in Table 4-2 in Chapter 4 *System and Memory*.

The abbreviations given in Column **Access** are explained in Section [Access Types for Registers](#).

Name	Description	Address	Access
<b>Configure Register</b>			
<a href="#">APB_SARADC_CTRL_REG</a>	SAR ADC control register 1	0x0000	R/W
<a href="#">APB_SARADC_CTRL2_REG</a>	SAR ADC control register 2	0x0004	R/W
<a href="#">APB_SARADC_FILTER_CTRL1_REG</a>	Filtering control register 1	0x0008	R/W
<a href="#">APB_SARADC_SAR_PATT_TAB1_REG</a>	Pattern table register 1	0x0018	R/W
<a href="#">APB_SARADC_SAR_PATT_TAB2_REG</a>	Pattern table register 2	0x001C	R/W
<a href="#">APB_SARADC_ONETIME_SAMPLE_REG</a>	Configuration register for one-time sampling	0x0020	R/W
<a href="#">APB_SARADC_FILTER_CTRL0_REG</a>	Filtering control register 0	0x0028	R/W
<a href="#">APB_SARADC_SAR1DATA_STATUS_REG</a>	SAR ADC sampling data register	0x002C	RO
<a href="#">APB_SARADC_THRES0_CTRL_REG</a>	Sampling threshold control register 0	0x0034	R/W
<a href="#">APB_SARADC_THRES1_CTRL_REG</a>	Sampling threshold control register 1	0x0038	R/W
<a href="#">APB_SARADC_THRES_CTRL_REG</a>	Sampling threshold control register	0x003C	R/W
<a href="#">APB_SARADC_INT_ENA_REG</a>	Enable register of SAR ADC interrupts	0x0040	R/W
<a href="#">APB_SARADC_INT_RAW_REG</a>	Raw register of SAR ADC interrupts	0x0044	R/WTC/SS
<a href="#">APB_SARADC_INT_ST_REG</a>	State register of SAR ADC interrupts	0x0048	RO
<a href="#">APB_SARADC_INT_CLR_REG</a>	Clear register of SAR ADC interrupts	0x004C	WT
<a href="#">APB_SARADC_DMA_CONF_REG</a>	DMA configuration register for SAR ADC	0x0050	R/W
<a href="#">APB_SARADC_APB_TSENS_CTRL_REG</a>	Temperature sensor control register 1	0x0058	varies
<a href="#">APB_SARADC_TSENS_CTRL2_REG</a>	Temperature sensor control register 2	0x005C	R/W
<a href="#">APB_SARADC_CALI_REG</a>	SAR ADC calibration register	0x0060	R/W
<a href="#">APB_TSENS_WAKE_REG</a>	Temperature sensor configuration register	0x0064	varies
<a href="#">APB_TSENS_SAMPLE_REG</a>	Temperature sensor configuration register	0x0068	R/W
<a href="#">APB_SARADC_CTRL_DATE_REG</a>	Version control register	0x03FC	R/W



## 37.6 Registers

The addresses in this section are relative to On-Chip Sensors and Analog Signal Processing base address provided in Table 4-2 in Chapter 4 *System and Memory*.

Register 37.1. APB\_SARADC\_CTRL\_REG (0x0000)

APB_SARADC_WAIT_ARB_CYCLE (reserved)		APB_SARADC_XPD_SAR_FORCE (reserved)		APB_SARADC_SAR_PATT_P_CLEAR (reserved)		APB_SARADC_SAR_PATT_LEN		APB_SARADC_SAR_CLK_DIV		APB_SARADC_SAR_CLK_GATED (reserved)		APB_SARADC_START APB_SARADC_START_FORCE										
31	30	29	28	27	26	24	23	22	18	17	15	14	7	6	5	2	1	0				
1	0	0	0	0	0	0	0	0	0	0	0	7	4	1	0	0	0	0	0	0	0	0

Reset

**APB\_SARADC\_START\_FORCE** Configures whether to use software to enable SAR ADC.

0: Select FSM to start SAR ADC

1: Select software to start SAR ADC

(R/W)

**APB\_SARADC\_START** Configures whether to start SAR ADC by software.

0: No effect

1: Start SAR ADC by software

Valid only when [APB\\_SARADC\\_START\\_FORCE](#) = 1.

(R/W)

**APB\_SARADC\_SAR\_CLK\_GATED** Configures whether to enable SAR ADC clock gate.

0: Disable

1: Enable

(R/W)

**APB\_SARADC\_SAR\_CLK\_DIV** Configures SAR ADC clock divider. This value should be no less than

2. (R/W)

**APB\_SARADC\_SAR\_PATT\_LEN** Configures how many pattern table entries will be used.

0: Only cmd3 will be used

1: Pattern table entries cmd0 and cmd1 will be used

(R/W)

**APB\_SARADC\_SAR\_PATT\_P\_CLEAR** Configures whether to clear the pointer of pattern table for DIG ADC controller.

0: No effect

1: Clear

(R/W)

**APB\_SARADC\_XPD\_SAR\_FORCE** Configures whether to force select XPD SAR.

0: No effect

1: Force select XPD SAR

(R/W)

**APB\_SARADC\_WAIT\_ARB\_CYCLE** Configures the clock cycle of waiting arbitration signal stable after SAR\_DONE. (R/W)

Register 37.2. APB\_SARADC\_CTRL2\_REG (0x0004)

(reserved)								APB_SARADC_TIMER_EN				APB_SARADC_TIMER_TARGET								(reserved)				(reserved)				APB_SARADC_SAR1_INV				APB_SARADC_MAX_MEAS_NUM				APB_SARADC_MEAS_NUM_LIMIT			
31					25	24	23					12	11	10	9	8					1	0																	
0								0				10								0				0				255				0							

Reset

**APB\_SARADC\_MEAS\_NUM\_LIMIT** Configures whether to enable the limitation of SAR ADC's maximum conversion times.

0: Disable

1: Enable

(R/W)

**APB\_SARADC\_MAX\_MEAS\_NUM** Configures the SAR ADC's maximum conversion times. (R/W)

**APB\_SARADC\_SAR1\_INV** Configures whether to invert the data of SAR ADC.

0: No effect

1: Invert the data of SAR ADC

(R/W)

**APB\_SARADC\_TIMER\_TARGET** Configures SAR ADC timer target. (R/W)

**APB\_SARADC\_TIMER\_EN** Configures whether to enable SAR ADC timer trigger.

0: Disable

1: Enable

(R/W)

Register 37.3. APB\_SARADC\_FILTER\_CTRL1\_REG (0x0008)


APB_SARADC_FILTER_FACTOR0												APB_SARADC_FILTER_FACTOR1												(reserved)											
31			29	28			26	25																									0		
0				0				0																								0			

Reset

**APB\_SARADC\_FILTER\_FACTOR1** Configures the filter coefficient for SAR ADC filter 1. (R/W)


**APB\_SARADC\_FILTER\_FACTOR0** Configures the filter coefficient for SAR ADC filter 0. (R/W)

**Register 37.4. APB\_SARADC\_SAR\_PATT\_TAB1\_REG (0x0018)**



**APB\_SARADC\_SAR\_PATT\_TAB1** Configures pattern table entries 0 ~ 3 (each entry takes six bits).  
(R/W)

**Register 37.5. APB\_SARADC\_SAR\_PATT\_TAB2\_REG (0x001C)**



**APB\_SARADC\_SAR\_PATT\_TAB2** Configures pattern table entries 4 ~ 7 (each entry takes six bits).  
(R/W)



**Register 37.8. APB\_SARADC\_SAR1DATA\_STATUS\_REG (0x002C)**

(reserved)																APB_SARADC_DATA																																															
31																17																16																0															
0																0																0																0															

Reset

**APB\_SARADC\_DATA** Represents SAR ADC conversion data. (RO)

**Register 37.9. APB\_SARADC\_THRES0\_CTRL\_REG (0x0034)**

(reserved)																APB_SARADC_THRES0_LOW																APB_SARADC_THRES0_HIGH																(reserved)																APB_SARADC_THRES0_CHANNEL																																																															
31																30																18																17																5																4																3																0															
0																0																0x1fff																0																13																0																																															

Reset

**APB\_SARADC\_THRES0\_CHANNEL** Configures the channel for SAR ADC monitor 0. (R/W)

**APB\_SARADC\_THRES0\_HIGH** Configures the high threshold for SAR ADC monitor 0. (R/W)

**APB\_SARADC\_THRES0\_LOW** Configures the low threshold for SAR ADC monitor 0. (R/W)

**Register 37.10. APB\_SARADC\_THRES1\_CTRL\_REG (0x0038)**

(reserved)																APB_SARADC_THRES1_LOW																APB_SARADC_THRES1_HIGH																(reserved)																APB_SARADC_THRES1_CHANNEL																																																															
31																30																18																17																5																4																3																0															
0																0																0x1fff																0																13																0																																															


Reset

**APB\_SARADC\_THRES1\_CHANNEL** Configures the channel for SAR ADC monitor 1. (R/W)

**APB\_SARADC\_THRES1\_HIGH** Configures the high threshold for SAR ADC monitor 1. (R/W)

**APB\_SARADC\_THRES1\_LOW** Configures the low threshold for SAR ADC monitor 1. (R/W)

**Register 37.11. APB\_SARADC\_THRES\_CTRL\_REG (0x003C)**



**APB\_SARADC\_THRES\_ALL\_EN** Configures whether to enable the threshold monitoring for all configured channels.

- 0: Disable
  - 1: Enable
- (R/W)

**APB\_SARADC\_THRES1\_EN** Configures whether to enable threshold monitor 1.

- 0: Disable
  - 1: Enable
- (R/W)

**APB\_SARADC\_THRES0\_EN** Configures whether to enable threshold monitor 0.

- 0: Disable
  - 1: Enable
- (R/W)











**Register 37.16. APB\_SARADC\_DMA\_CONF\_REG (0x0050)**

APB_SARADC_APB_ADC_TRANS		(reserved)																APB_SARADC_APB_ADC_EOF_NUM	
31	30	29														16	15	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	255	Reset

**APB\_SARADC\_APB\_ADC\_EOF\_NUM** Configures whether to enable generating dma\_in\_suc\_eof when sample cnt = eof\_num.

0: No effect

1: Generate

(R/W)

**APB\_SARADC\_APB\_ADC\_RESET\_FSM** Configures whether to reset DIG ADC controller status.

0: No effect

1: Reset

(R/W)

**APB\_SARADC\_APB\_ADC\_TRANS** Configures whether to let DIG ADC controller use DMA.

0: No effect

1: DIG ADC controller uses DMA

(R/W)

**Register 37.17. APB\_SARADC\_APB\_TSENS\_CTRL\_REG (0x0058)**

(reserved)										APB_SARADC_TSENS_PU				APB_SARADC_TSENS_CLK_DIV				APB_SARADC_TSENS_IN_INV				(reserved)										APB_SARADC_TSENS_OUT			
31									23	22					14	13	12					8	7							0					
0 0 0 0 0 0 0 0 0 0										0				6				0 0 0 0 0 0 0 0				0x80				Reset									

**APB\_SARADC\_TSENS\_OUT** Represents temperature sensor data out. (RO)

**APB\_SARADC\_TSENS\_IN\_INV** Configures whether to invert temperature sensor data.

0: No effect

1: Invert

(R/W)

**APB\_SARADC\_TSENS\_CLK\_DIV** Configures temperature sensor clock divider. (R/W)

**APB\_SARADC\_TSENS\_PU** Configures whether to power up temperature sensor.

0: No effect

1: Power up

(R/W)

**Register 37.18. APB\_SARADC\_TSENS\_CTRL2\_REG (0x005C)**

(reserved)																APB_SARADC_TSENS_CLK_SEL		APB_SARADC_TSENS_CLK_INV		APB_SARADC_TSENS_XPD_FORCE		APB_SARADC_TSENS_XPD_WAIT	
31															16	15	14	13	12	11			0
0																0	0x0	0x0	0x2				Reset

**APB\_SARADC\_TSENS\_CLK\_SEL** Configures the working clock for temperature sensor.

0: RC\_FAST\_CLK

1: XTAL\_CLK

(R/W)

**APB\_SARADC\_TSENS\_CLK\_INV** Configures the phase of sensor sample clock. (R/W)

**APB\_SARADC\_TSENS\_XPD\_FORCE** Configures whether to enable force power up/down the temperature sensor.

0/1: Disable force power up/down function

2: Enable force power up temperature sensor

3: Enable force power down temperature sensor

(R/W)

**APB\_SARADC\_TSENS\_XPD\_WAIT** Configure the wait time for analog circuit build up. (R/W)

**Register 37.19. APB\_SARADC\_CALI\_REG (0x0060)**

(reserved)																APB_SARADC_CALI_CFG			
31															17	16			0
0																0x8000		Reset	

**APB\_SARADC\_CALI\_CFG** Configures the SAR ADC calibration factor. (R/W)

## Register 37.20. APB\_TSENS\_WAKE\_REG (0x0064)

(reserved)										APB_SARADC_WAKEUP_EN			APB_SARADC_WAKEUP_MODE			APB_SARADC_WAKEUP_OVER_UPPER_TH			APB_SARADC_WAKEUP_TH_HIGH			APB_SARADC_WAKEUP_TH_LOW										
31																			19	18	17	16	15				8	7				0
0 0 0 0 0 0 0 0 0 0										0 0 0			0xf			0x0			Reset													

**APB\_SARADC\_WAKEUP\_TH\_LOW** Configures the low threshold for temperature sensor wake-up function. (R/W)

**APB\_SARADC\_WAKEUP\_TH\_HIGH** Configures the high threshold for temperature sensor wake-up function. (R/W)

**APB\_SARADC\_WAKEUP\_OVER\_UPPER\_TH** Represents whether the temperature value exceeds the threshold.

0: The temperature value is below the low threshold

1: The temperature value is above the high threshold

(RO)

**APB\_SARADC\_WAKEUP\_MODE** Configures the wake-up mode for temperature sensor.

0: Absolute value mode

1: Incremental value mode

(R/W)


**APB\_SARADC\_WAKEUP\_EN** Configures whether to enable wake-up.

0: Disable

1: Enable

(R/W)

## Register 37.21. APB\_TSENS\_SAMPLE\_REG (0x0068)



**APB\_SARADC\_TSENS\_SAMPLE\_RATE** Configures the hardware sampling rate. (R/W)


**APB\_SARADC\_TSENS\_SAMPLE\_EN** Configures whether to enable hardware sampling.

0: Disable

1: Enable

(R/W)

## Register 37.22. APB\_SARADC\_CTRL\_DATE\_REG (0x03FC)



**APB\_SARADC\_DATE** Version control register. (R/W)



## 38 Related Documentation and Resources

### Related Documentation

- [ESP32-C6 Series Datasheet](#) – Specifications of the ESP32-C6 hardware.
- [ESP32-C6 Hardware Design Guidelines](#) – Guidelines on how to integrate the ESP32-C6 into your hardware product.
- *Certificates*  
<https://espressif.com/en/support/documents/certificates>
- *Documentation Updates and Update Notification Subscription*  
<https://espressif.com/en/support/download/documents>

### Developer Zone

- [ESP-IDF Programming Guide for ESP32-C6](#) – Extensive documentation for the ESP-IDF development framework.
- *ESP-IDF* and other development frameworks on GitHub.  
<https://github.com/espressif>
- *ESP32 BBS Forum* – Engineer-to-Engineer (E2E) Community for Espressif products where you can post questions, share knowledge, explore ideas, and help solve problems with fellow engineers.  
<https://esp32.com/>
- *The ESP Journal* – Best Practices, Articles, and Notes from Espressif folks.  
<https://blog.espressif.com/>
- See the tabs *SDKs and Demos*, *Apps*, *Tools*, *AT Firmware*.  
<https://espressif.com/en/support/download/sdk-demos>

### Products

- *ESP32-C6 Series SoCs* – Browse through all ESP32-C6 SoCs.  
<https://espressif.com/en/products/socs?id=ESP32-C6>
- *ESP32-C6 Series Modules* – Browse through all ESP32-C6-based modules.  
<https://espressif.com/en/products/modules?id=ESP32-C6>
- *ESP32-C6 Series DevKits* – Browse through all ESP32-C6-based devkits.  
<https://espressif.com/en/products/devkits?id=ESP32-C6>
- *ESP Product Selector* – Find an Espressif hardware product suitable for your needs by comparing or applying filters.  
<https://products.espressif.com/#/product-selector?language=en>

### Contact Us

- See the tabs *Sales Questions*, *Technical Enquiries*, *Circuit Schematic & PCB Design Review*, *Get Samples* (Online stores), *Become Our Supplier*, *Comments & Suggestions*.  
<https://espressif.com/en/contact-us/sales-questions>

## Glossary

### Abbreviations for Peripherals

AES	AES (Advanced Encryption Standard) Accelerator
DS	Digital Signature
DMA	DMA (Direct Memory Access) Controller
ECC	ECC (Elliptic Curve Cryptography) Accelerator
eFuse	eFuse Controller
ETM	Event Task Matrix
HMAC	HMAC (Hash-based Message Authentication Code) Accelerator
HP CPU	High-Performance CPU
I2C	I2C (Inter-Integrated Circuit) Controller
I2S	I2S (Inter-IC Sound) Controller
LEDC	LED PWM (Pulse Width Modulation) Controller
LP CPU	Low-Power CPU
MCPWM	Motor Control PWM (Pulse Width Modulation)
PARLIO	Parallel IO Controller
PCNT	Pulse Count Controller
RMT	Remote Control Peripheral
RNG	Random Number Generator
RSA	RSA (Rivest Shamir Adleman) Accelerator
SDIO	SDIO 2.0 Slave Controller
SHA	SHA (Secure Hash Algorithm) Accelerator
SPI	SPI (Serial Peripheral Interface) Controller
SYSTIMER	System Timer
TIMG	Timer Group
TWAI	Two-wire Automotive Interface
UART	UART (Universal Asynchronous Receiver-Transmitter) Controller
WDT	Watchdog Timers

### Abbreviations Related to Registers

REG	<b>Register.</b>
SYSREG	<b>System registers</b> are a group of registers that control system reset, memory, clocks, software interrupts, power management, clock gating, etc.
ISO	<b>Isolation.</b> If a peripheral or other chip component is powered down, the pins, if any, to which its output signals are routed will go into a floating state. ISO registers isolate such pins and keep them at a certain determined value, so that the other non-powered-down peripherals/devices attached to these pins are not affected.
NMI	<b>Non-maskable interrupt</b> is a hardware interrupt that cannot be disabled or ignored by the CPU instructions. Such interrupts exist to signal the occurrence of a critical error.

- W1TS Abbreviation added to names of registers/fields to indicate that such register/field should be used to set a field in a corresponding register with a similar name. For example, the register `GPIO_ENABLE_W1TS_REG` should be used to set the corresponding fields in the register `GPIO_ENABLE_REG`.
- W1TC Same as *W1TS*, but used to clear a field in a corresponding register.

## Access Types for Registers

Sections *Register Summary* and *Register Description* in TRM chapters specify access types for registers and their fields.

Most frequently used access types and their combinations are as follows:

- RO
- WO
- WT
- R/W
- WL
- R/W/SC
- R/W/SS
- R/W/SS/SC
- R/WC/SS
- R/WC/SC
- R/WC/SS/SC
- R/WS/SC
- R/WS/SS
- R/WS/SS/SC
- R/SS/WTC
- R/SC/WTC
- R/SS/SC/WTC
- RF/WF
- R/SS/RC
- varies

Descriptions of all access types are provided below.

- R **Read.** User application can read from this register/field; usually combined with other access types.
- RO **Read only.** User application can only read from this register/field.
- HRO **Hardware Read Only.** Only hardware can read from this register/field; used for storing default settings for variable parameters.
- W **Write.** User application can write to this register/field; usually combined with other access types.
- WO **Write only.** User application can only write to this register/field.
- SS **Self set.** On a specified event, hardware automatically writes 1 to this register/field; used with 1-bit fields.
- SC **Self clear.** On a specified event, hardware automatically writes 0 to this register/field; used with 1-bit and multi-bit fields.
- SM **Self modify.** On a specified event, hardware automatically writes a specified value to this register/field; used with multi-bit fields.
- RS **Read to set.** If user application reads from this register/field, hardware automatically writes 1 to it.
- RC **Read to clear.** If user application reads from this register/field, hardware automatically writes 0 to it.
- RF **Read from FIFO.** If user application writes new data to FIFO, the register/field automatically reads it.
- WF **Write to FIFO.** If user application writes new data to this register/field, it automatically passes the data to FIFO via APB bus.
- WS **Write any value to set.** If user application writes to this register/field, hardware automatically sets this register/field.
- W1S **Write 1 to set.** If user application writes 1 to this register/field, hardware automatically sets this register/field.
- W0S **Write 0 to set.** If user application writes 0 to this register/field, hardware automatically sets this register/field.
- WC **Write any value to clear.** If user application writes to this register/field, hardware automatically clears this register/field.

- W1C **Write 1 to clear.** If user application writes 1 to this register/field, hardware automatically clears this register/field.
- W0C **Write 0 to clear.** If user application writes 0 to this register/field, hardware automatically clears this register/field.
- WT **Write 1 to trigger an event.** If user application writes 1 to this field, this action triggers an event (pulse in the APB bus) or clears a corresponding WTC field (see WTC).
- WTC **Write to clear.** Hardware automatically clears this field if user application writes 1 to the corresponding WT field (see WT).
- W1T **Write 1 to toggle.** If user application writes 1 to this field, hardware automatically inverts the corresponding field; otherwise - no effect.
- W0T **Write 0 to toggle.** If user application writes 0 to this field, hardware automatically inverts the corresponding field; otherwise - no effect.
- WL **Write if a lock is deactivated.** If the lock is deactivated, user application can write to this register/field.
- varies **The access type varies.** Different fields of this register might have different access types.

## Revision History

Date	Version	Release notes
2023-04-20	v0.2	<p>Added the following chapters:</p> <ul style="list-style-type: none"> <li>• Chapter 1 <i>High-Performance CPU</i></li> <li>• Chapter 2 <i>RISC-V Trace Encoder (TRACE)</i></li> <li>• Chapter 32 <i>SDIO 2.0 Slave Controller (SDIO)</i></li> <li>• Chapter 36 <i>Parallel IO Controller (PARL_IO)</i></li> </ul> <p>Updated the following chapters:</p> <ul style="list-style-type: none"> <li>• Chapter 3 <i>GDMA Controller (GDMA)</i>: Updated the descriptions of the GDMA_IN_SUC_EOF_CH<math>n</math>_INT interrupt and the GDMA_INLINK_DSCR_ADDR_CH<math>n</math> field</li> <li>• Chapter 5 <i>eFuse Controller</i>: Added a note on programming the XTS-AES key</li> <li>• Chapter 7 <i>Reset and Clock</i>: Changed RC_FAST_CLK to 17.5 MHz, and changed RC_SLOW_CLK to 136 kHz</li> <li>• Chapter 9 <i>Interrupt Matrix (INTMTX)</i>: Updated the names for several registers</li> <li>• Chapter 10 <i>Event Task Matrix (ETM)</i>: Updated the complete procedure to configure ETM channels</li> <li>• Chapter 16 <i>Debug Assistant (ASSIST_DEBUG)</i>: Added two registers, ASSIST_DEBUG_CLOCK_GATE_REG and MEM_MONITOR_CLOCK_GATE_REG; Updated Table 16-5</li> <li>• Chapter 20 <i>RSA Accelerator (RSA)</i>, 21 <i>SHA Accelerator (SHA)</i>, and 17 <i>AES Accelerator (AES)</i>: Updated the register to enable the accelerators</li> <li>• Chapter 25 <i>UART Controller (UART, LP_UART, UHCI)</i>: Updated the maximum length of stop bits and related descriptions</li> <li>• Chapter 37 <i>On-Chip Sensor and Analog Signal Processing</i>: Updated the pattern table indexes in Figure 37-3 and Figure 37-4</li> </ul> <p>Updated abbreviations for peripherals and added “varies” as an access type for registers in the <a href="#">Glossary</a> section</p>
2023-01-13	v0.1	Preliminary release



[www.espressif.com](http://www.espressif.com)

## Disclaimer and Copyright Notice

Information in this document, including URL references, is subject to change without notice.

ALL THIRD PARTY'S INFORMATION IN THIS DOCUMENT IS PROVIDED AS IS WITH NO WARRANTIES TO ITS AUTHENTICITY AND ACCURACY.

NO WARRANTY IS PROVIDED TO THIS DOCUMENT FOR ITS MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, NOR DOES ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

All liability, including liability for infringement of any proprietary rights, relating to use of information in this document is disclaimed. No licenses express or implied, by estoppel or otherwise, to any intellectual property rights are granted herein.

The Wi-Fi Alliance Member logo is a trademark of the Wi-Fi Alliance. The Bluetooth logo is a registered trademark of Bluetooth SIG.

All trade names, trademarks and registered trademarks mentioned in this document are property of their respective owners, and are hereby acknowledged.

**Copyright © 2023 Espressif Systems (Shanghai) Co., Ltd. All rights reserved.**

PRELIMINARY